

# Intel<sup>®</sup> Server Boards S3200SH/S3210SH

## **Technical Product Specification**

Intel Order Number: E14960-004

**Revision 1.3** 

April 2008

**Enterprise Platforms and Services Division** 

## **Revision History**

Date	Revision Number	Modifications	
Sept. 2007	1.0	Initial release.	
Oct. 2007	1.1	Added new updates.	
Jan. 2008	1.2	Corrected some document errors.	
Apr. 2008	1.3	Added Intel <sup>®</sup> Embedded Server RAID Technology.	

## Disclaimers

Information in this document is provided in connection with Intel<sup>®</sup> products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.

The Intel Server boards Snow Hill family may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document and the software described in it is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Intel, Pentium<sup>®</sup>, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

\*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2008.

## **Table of Contents**

1.	Introduc	ction	1
1	.1	Chapter Outline	1
1	.2	Server Board Use Disclaimer	1
2.	Server E	Board Overview	2
2	2.1	Server Board Feature Set	2
2	2.2	Server Board Layout	10
	2.2.1	Server Board Mechanical Drawings	11
3.	Functio	nal Architecture	13
3	8.1	Processor Sub-System	
	3.1.1	Processor Voltage Regulator Down (VRD)	
	3.1.2	Reset Configuration Logic	
3	8.2	Intel <sup>®</sup> 3200/3210 Chipset	17
	3.2.1	Intel <sup>®</sup> 3200/3210 Chipset MCH: Memory Control Hub	17
	3.2.2	PCI-X* Hub (PXH)	20
	3.2.3	Intel <sup>®</sup> ICH9R: I/O Controller Hub 9R	21
3	3.3	Memory Sub-System	27
	3.3.1	Memory Configuration	27
	3.3.2	Memory DIMM Support	30
3	8.4	I/O Sub-System	
	3.4.1	PCI Subsystem	
	3.4.2	Interrupt Routing	
3	8.5	BMC Controller	
3	8.6	PCIe* to PCI-X* Bridge 6702PXH (PXH-V) (LX Board SKU Only)	
З	8.7	Clock Generator	
3	8.8	Super I/O	
3	8.9	GigE Controller 82541PI	
3	8.10	GigE PHY	40
3	3.11	On Board Components	40
	3.11.1	Video Support	40
3	8.12	Replacing the Back-Up Battery	42
4.	System	BIOS	
4	.1	BIOS Identification String	43

4	1.2	Logo / Diagnostic Window	.44
2	1.3	BIOS Setup Utility	.44
	4.3.1	Operation	.44
	4.3.2	Server Platform Setup Screens	.47
4	1.4	Loading BIOS Defaults	.74
4	1.5	Multiple Boot Blocks	.74
2	1.6	Recovery Mode	.74
2	1.7	Intel <sup>®</sup> Matrix Storage Manager	.75
2	1.8	Intel <sup>®</sup> Embedded Server RAID Technology II Support	.75
5.	Error Re	eporting and Handling	.76
Ę	5.1	Error Handling and Logging	.76
	5.1.1	Error Sources and Types	.76
	5.1.2	Error Logging via SMI Handler	.77
	5.1.3	SMBIOS Type 15	.77
	5.1.4	Logging Format Conventions	.77
Ę	5.2	Error Messages and Error Codes	.79
	5.2.1	Diagnostic LEDs	.79
	5.2.2	POST Code Checkpoints	. 80
	5.2.3	POST Error Messages and Handling	. 83
	5.2.4	POST Error Beep Codes	. 84
	5.2.5	POST Error Pause Option	. 84
6.	Connec	tors and Jumper Blocks	. 85
6	5.1	Power Connectors	. 85
	6.1.1	Main Power Connector	. 85
6	6.2	Intel <sup>®</sup> Riser Card for L SKU	. 86
6	5.3	SMBus Connector	. 86
6	6.4	Front Panel Connector	. 86
6	6.5	I/O Connectors	. 87
	6.5.1	VGA Connector	. 87
	6.5.2	NIC Connectors	. 87
	6.5.3	SATA Connectors	. 88
	6.5.4	Floppy Controller Connector	. 88
	6.5.5	Serial Port Connectors	. 89
	6.5.6	Keyboard and Mouse Connector	. 90
	6.5.7	USB Connector	. 90

6	.6	Fan Headers	91
6	.7	Miscellaneous Headers and Connectors	91
	6.7.1	Back Panel I/O Connectors	91
	6.7.2	Chassis Intrusion Header	92
	6.7.3	HDD Active LED Header	92
	6.7.4	IPMB	92
	6.7.5	HSBP	92
	6.7.6	SATA SGPIO	92
6	.8	Jumper Blocks	93
7.	Absolut	te Maximum Ratings	94
7	.1	Mean Time Between Failures (MTBF) Test Results	94
7	.2	Calculated Mean Time Between Failures (MTBF)	94
8.	Design	and Environmental Specifications	95
8	.1	Power Budget	95
8	.2	Power Supply Specifications	96
	8.2.1	Power Timing Requirements	96
	8.2.2	Dynamic Loading	99
	8.2.3	AC Line Transient Specification	
	8.2.4	AC Line Fast Transient (EFT) Specification	100
8	.3	Product Regulatory Compliance	100
	8.3.1	Product Safety Compliance	100
	8.3.2	Product EMC Compliance – Class A Compliance	101
	8.3.3	Certifications / Registrations / Declarations	101
	8.3.4	RoHS	102
	8.3.5	Product Regulatory Compliance Markings	103
8	.4	Electromagnetic Compatibility Notices	104
	8.4.1	FCC (USA)	104
	8.4.2	ICES-003 (Canada)	105
	8.4.3	Europe (CE Declaration of Conformity)	105
	8.4.4	VCCI (Japan)	105
	8.4.5	Taiwan Declaration of Conformity (BSMI)	105
	8.4.6	Korean Compliance (RRL)	106
	8.4.7	CNCA (CCC-China)	106
8	.5	Mechanical Specifications	
9.	Hardwa	re Monitoring	110

9.1	Chassis Intrusion	
Glossa	ary	
Refere	nce Documents	

## **List of Figures**

Figure 1. Intel <sup>®</sup> Server Board S3210SHLX Diagram	7
Figure 2. Intel <sup>®</sup> Server Board S3210SHLC Diagram	8
Figure 3. Intel <sup>®</sup> Server Board S3200SH-L/S3200SH-V SKU Diagram	9
Figure 4. Intel <sup>®</sup> Server Board S3210SHLC	. 10
Figure 5. Intel <sup>®</sup> Server Board S3210SHLX – Hole and Component Positions	. 11
Figure 6. Intel <sup>®</sup> Server Boards S3210SHLC/S3200SHL/S3200SHV – Hole and Component Positions	12
Figure 7. Memory Bank Label Definition	29
Figure 8. Interrupt Routing Diagram	34
Figure 9. Intel <sup>®</sup> ICH9R Interrupt Routing Diagram	35
Figure 10. PXH-V Interrupt Routing Diagram	36
Figure 11. Setup Utility — Main Screen Display	48
Figure 12. Setup Utility — Advanced Screen Display	. 50
Figure 13. Setup Utility — Processor Configuration Screen Display	. 52
Figure 14. Setup Utility — Memory Configuration Screen Display	. 54
Figure 15. Setup Utility — ATA Controller Configuration Screen Display	. 55
Figure 16. Setup Utility — Serial Port Configuration Screen Display	. 57
Figure 17. Setup Utility — USB Controller Configuration Screen Display	. 58
Figure 18. Setup Utility — PCI Configuration Screen Display	60
Figure 19. Setup Utility — Security Configuration Screen Display	. 61
Figure 20. Setup Utility — Server Management Configuration Screen Display	. 62
Figure 21. Setup Utility — Console Redirection Screen Display	. 64
Figure 22. Setup Utility — Server Management System Information Screen Display	. 65
Figure 23. Setup Utility — Boot Options Screen Display	66
Figure 24. Setup Utility — Hard Disk Order Screen Display	67
Figure 25. Setup Utility — CDROM Order Screen Display	. 68
Figure 26. Setup Utility — Floppy Order Screen Display	68
Figure 27. Setup Utility — Network Device Order Screen Display	69
Figure 28. Setup Utility — BEV Device Order Screen Display	70
Figure 29. Setup Utility — Boot Manager Screen Display	71
Figure 30. Setup Utility — Error Manager Screen Display	71
Figure 31. Setup Utility — Exit Screen Display	72

Figure 32. Intel <sup>®</sup> Server Board S3210SH-LX Back Panel I/O Connectors	91
Figure 33. Intel® Server Board S3210SH-LC / S3200SH-L Back Panel I/O Connectors	91
Figure 34. Intel <sup>®</sup> Server Board S3200SH-V Back Panel I/O Connectors	92
Figure 35. Output Voltage Timing	97
Figure 36. Turn On/Off Timing (Power Supply Signals)	98
Figure 37. Intel <sup>®</sup> Server Board S3200SH Mechanical Drawing (TBD)	107
Figure 38. Pedestal Mount I/O Shield Mechanical Drawing for the Intel <sup>®</sup> Server Board S3. V	
Figure 39. Pedestal Mount I/O Shield Mechanical Drawing for Intel <sup>®</sup> Server Boards S3200 S3210SH-LX	

## **List of Tables**

Table 1. Intel <sup>®</sup> Server Board S3210SHLX Board SKU Layout Reference	7
Table 2. Intel <sup>®</sup> Server Board S3210SHLC Layout Reference	8
Table 3. Processor Support Matrix	17
Table 4. Segment F Connections	19
Table 5. Supported DDR2 Modules	19
Table 6. Segment E Configuration IDs	21
Table 7. Segment D Arbitration Connections	21
Table 8 Boot BIOS Destination Selection	24
Table 9: SPI Required Command Codes	25
Table 10. Memory Bank Labels and DIMM Population Order	28
Table 11. Characteristics of Dual/Single Channel Configuration with or without Dynamic Mod	e29
Table 12. PCI Bus Segment Characteristics	30
Table 13. Segment A Configuration IDs	31
Table 14. Segment A Arbitration Connections	31
Table 15. PCI AND PCI-X* Interrupt Routing/Sharing	32
Table 16. Interrupt Definitions	33
Table 17. Video Modes	41
Table 18. BIOS Setup Page Layout	45
Table 19. BIOS Setup: Keyboard Command Bar	46
Table 20. Setup Utility — Main Screen Fields	49
Table 21. Setup Utility — Advanced Screen Display Fields	51
Table 22. Setup Utility — Processor Configuration Screen Fields	52
Table 23. Setup Utility — Memory Configuration Screen Fields	54
Table 24. Setup Utility — ATA Controller Configuration Screen Fields	56
Table 25. Setup Utility — Serial Ports Configuration Screen Fields	57
Table 26. Setup Utility — USB Controller Configuration Screen Fields	59
Table 27. Setup Utility — PCI Configuration Screen Fields	60
Table 28. Setup Utility — Security Configuration Screen Fields	61
Table 29. Setup Utility — Server Management Configuration Screen Fields	62
Table 30. Setup Utility — Console Redirection Configuration Fields	64
Table 31. Setup Utility — Server Management System Information Fields	65
Table 32. Setup Utility — Boot Options Screen Fields	66

Table 33. S	Setup Utility — Hard Disk Order Fields	67
Table 34. S	etup Utility — CDROM Order Fields	68
Table 35. S	etup Utility — Floppy Order Fields	69
Table 36. S	etup Utility — Network Device Order Fields	69
Table 37. S	Setup Utility — BEV Device Order Fields	70
Table 38. S	etup Utility — Boot Manager Screen Fields	71
Table 39. S	Setup Utility — Error Manager Screen Fields	72
Table 40. S	Setup Utility — Exit Screen Fields	72
Table 41. E	vent List	76
Table 42. S	MBIOS Type 15 Event Log record format	78
Table 43. E	vent Type Definition Table	78
Table 44.: F	POST Progress Code LED Example	80
Table 45. P	OST Code Checkpoints	80
Table 46. P	OST Error Messages and Handling	84
Table 47. P	OST Error Beep Codes	84
Table 48. P	Power Connector Pin-out (J4G1)	85
Table 49. A	uxiliary CPU Power Connector Pin-out (J9B2)	85
Table 50. S	MBus Connector Pin-out (J1E1)	86
Table 51. F	ront Panel 24-Pin Header Pin-out (J1K2)	86
Table 52. V	GA Connector Pin-out (J8B1)	87
Table 53. N	IIC2-Intel <sup>®</sup> 82541PI (10/100/1000) Connector Pin-out (J5B1)	87
Table 54. N	IIC1- Intel <sup>®</sup> 82566E (10/100/1000) Connector Pin-out (J6B1)	88
Table 55. S	ATA Connector Pin-out (J2K1, J1K1, J1J3, J1H3, J1H2, J1H1)	88
Table 56. Le	egacy 34-pin Floppy Connector Pin-out (J3K1)	88
Table 57. E	xternal DB9 Serial A Port Pin-out (J8B1)	89
Table 58. K	eyboard and Mouse PS/2 Connectors Pin-out (J9A1)	90
Table 59. U	ISB Connectors Pin-out (J5B1)	90
Table 60. O	Optional USB Connection Header Pin-out (J1G1)	91
Table 61. F	our-pin Fan Headers Pin-out (J4D1, J1K2,J7K1,J4K1J6B2)	91
Table 62. C	Chassis Intrusion Header (J1B2) Pin-out	92
Table 63. H	IDD LED Header (J1J1) Pin-out	92
Table 64. A	bsolute Maximum Ratings	94
Table 65. M	ITBF Data	94
Table 66. F	Power Budget	95
Table 67. S	Server Board Power Supply Voltage Specification	96

Table 68. Output Voltage Timing	
Table 69. Turn On/Off Timing	
Table 70. Transient Load Requirements	
Table 71. AC Line Sag Transient Performance	
Table 72. AC Line Surge Transient Performance	
Table 73. Product Certification Markings	

< This page intentionally left blank. >

## 1. Introduction

This Technical Product Specification (TPS) provides a high-level technical description for the Intel<sup>®</sup> Server Boards S3200SH/S3210SH. It details the architecture and feature set for all functional sub-systems that make up the server boards.

**Note:** The term "server board" is used throughout the document and applies to all four board SKUs. When exceptions occur, the specific board is called out by name.

### 1.1 Chapter Outline

This document is divided into the following chapters:

- Chapter 1 Introduction
- Chapter 2 Server Board Overview
- Chapter 3 Functional Architecture
- Chapter 4 System BIOS
- Chapter 5 Platform Management Architecture
- Chapter 6 Error Reporting and Handling
- Chapter 7 Connectors and Jumper Blocks
- Chapter 8 Absolute Maximum Ratings
- Chapter 9 Design and Environmental Specifications
- Chapter 10 Hardware Monitoring
- Appendix A Integration and Usage Tips
- Glossary
- Reference Documents

### 1.2 Server Board Use Disclaimer

Intel Corporation server boards support add-in peripherals and contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

## 2. Server Board Overview

The Intel<sup>®</sup> Server Boards S3210SHLX, S3200SHL, S3200SHV, and S3200SHLC are monolithic printed circuit boards with features that are designed to support the entry server market.

### 2.1 Server Board Feature Set

- All board SKUs are based on the Intel<sup>®</sup> 3200/3210 Chipset
- Supports processors in LGA775 package
- 800/1066/1333 MHz Front Side Bus speed
- Four DDR2 667/800MHz unbuffered DIMM memory sockets with or without ECC
- Supports ICH9R I/O Controller, interfaced with MCH via DMI
- LX board SKU supports the following I/O slots:
  - One PCIe\* x16 connector to be used as a x16 link from chipset (if a VGA adapter is inserted into this slot, the VGA card will only work at PCIe\* x1 speed; this is a chipset limitation)
  - One PCIe\* x8 connector to be used as a PCIe\* x8 link from chipset
  - Two PCI-X\* 133MHz, 64bit connectors
  - One PCI 5V, 32bit, 33MHz connector
- LC board SKU supports following I/O slots:
  - One PCIe\* x16 connector to be used as a x16 link from chipset (if a VGA adapter is inserted into this slot, the VGA card will only work at PCIe\* x1 speed; this is a chipset limitation)
  - One PCIe\* x8 connector to be used as a PCIe\* x8 link from chipset
  - One PCIe\* x8 connector routed to PCIe\* x4 bus from ICH9R
  - Two PCI 5V, 32bit, 33MHz connectors
- L and V board SKUs support the following I/O slots:
  - One PCIe\* x16 connector to be used as a x8 link from chipset (if a VGA adapter is inserted into this slot, the VGA card will only work at PCIe\* x1 speed; this is a chipset limitation)
  - One PCIe\* x8 connector routed to the PCIe\* x4 bus from the ICH9R
  - Two PCI 5V, 32bit, 33MHz connectors
- Onboard ServerEngines\* LLC Pilot II controller (Integrated BMC), supports the following functions:
  - Integrated 2D video controller on PCIe\* x1
  - Super I/O on LPC
  - Baseboard Management Controller (BMC) based on ARM946E-S

- Winbond\* PC8374L super I/O chip interfaced to the ICH9R through LPC, supports the following:
  - PS/2 keyboard/mouse
  - FDD
  - Six SATA II connectors
- Five USB 2.0 ports: two ports on USB/LAN combo connectors at the rear of the server board, two ports via onboard headers, and one port on an internal vertical connector
- Two Gigabit Ethernet devices interfaced to the ICH9R to support two rear panel RJ45 connectors with integrated magnetics; one is through PCIe\* x1, the other one is through PCI32
- ACPI power management
- System monitoring (temperature, voltage, and fans)
- VRD11 for processor

The server board supports the following feature set:

- Processor and Front Side Bus (FSB) support
  - Supports Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3000 series, Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3100 series, Quad-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3200 series, and Quad-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3300 series.
  - Supports Intel<sup>®</sup> dual-core technology
  - Supports Intel<sup>®</sup> Extended Memory System 64 Technology (Intel<sup>®</sup> EM64T)
- Intel<sup>®</sup> 3200/3210 Chipset components
  - Intel<sup>®</sup> 3200/3210 Memory Controller Hub (MCH)
  - Intel<sup>®</sup> ICH9R I/O Controller
  - Intel<sup>®</sup> 6702 PXH-V PCI-X\* Hub (LX board SKU only)
- Memory System
  - Four DIMM sockets supporting DDR2 667/800MHz DIMMs
  - Data bandwidth per channel of 4.2GB/s or 8.4GB/s in dual channel when using DDR2 667MHz
  - Support for up to two DDR2 channels for a total of four DIMMs (2 DIMMs / channel) providing up to 8GB max memory capacity
  - Support for 512MB, 1GB and 2GB DRAM modules

Notes: 1. The server board does not support DDR2-533 DIMMs.

2. The server board does not support 256MB DIMMs.

- I/O Subsystem
- Clock
  - CK-505 compliant System Clock Generator

- Video
- ServerEngines\* Integrated BMC
- External 32MB (or greater) DDR2 533MHz memory
- VGA Video external connector
- Peripheral Interface (PCIe\* and PCI)
  - Two different PCIe\* configurations on single board, dependent on board SKU
    - LX board SKU: One PCIe\* x16 and one PCIe\* x8 slot, connected to the PCIe\* ports of the MCH
    - LC board SKU: One PCIe\* x16 and one PCIe\* x8 slot, connected to the PCIe\* ports of the MCH; one PCIe\* x8 slot, connected to PCIe\* x4 interface of the ICH
    - L and V board SKUs: Two PCIe\* x8 slots, one connected to the PCIe\* x8 interface of the MCH and the other connected to the PCIe\* x4 interface of the ICH
- HDD Interface
  - Six SATA II ports, 300MB per second
- USB
  - Two USB 2.0 ports connected to the server rear panel
  - Two USB 2.0 ports connected to headers on the server board
  - One USB 2.0 port connected to an internal vertical connector
- LAN
  - One Gigabit Ethernet device (Tabor, MAC + PHY) connect to PCI interfaces on the ICH9R.
  - One Gigabit Ethernet PHY (Nineveh) connected to ICH9R thru GLC/LCI interface. (not in V board SKU)
  - Two 10/100/1000 Base-TX interfaces through RJ45 connectors with integrated magnetics
  - Link and speed LEDs on the RJ45 connector
- Power Supply
  - SSI EEB Power Connectors
  - On board Power generation
    - VRD 11 processor core voltage
    - 1.2V regulator for FSB VTT
    - 1.25V regulator for MCH core and I/O
    - 1.05V regulator for ICH9R core
    - 1.5V regulator for the ICH9R I/O
    - 1.8V for DDR2 and 0.9V for DDR2 termination
    - 3.3V SB voltage regulator
    - 1.8V AUX, 1.2V AUX, and 0.9V AUX for Integrated BMC and its DDR2 memory

- System Management
  - Processor on die temperature monitoring through PECI interface
  - Board temperature measurement
  - Fan speed monitoring and control
  - Voltage monitoring
  - IPMI-based server management
- Battery
  - Socketed, Lithium coin cell-3V
- Sockets
  - One LGA775 processor (Socket-T)
  - Four DDR2 DIMM Sockets
  - One battery (CR2032)
- Legacy Interfaces
  - Serial
  - Floppy
  - PS2 keyboard
  - PS2 mouse
- Power Management Modes Supported (ACPI Sleep states)
  - S0 Full on
  - S1 Power-on-suspend
  - S4 Suspend to Disk
  - S5 Soft on/off
- Connectors List
  - Four 240-Pin DDR2 DIMM connectors
  - PCIe\*, PCI-X\*, and PCI connectors (see SKU specific information)
  - One RJ45 Connectors with magnetics and LEDs
  - One stacked RJ45 with magnetics and LEDs and two-USB combo connector
  - 34 pin floppy drive connector
  - One serial port headers
  - Dual stacked PS/2 keyboard and mouse connector
  - USB connectors (two stacked on the rear panel and three on the server board headers)
  - SSI-EEB ATX power connectors
  - One 4-pin auxiliary power connector
  - One stacked DB-15 VGA/DB-9 Serial port connector
  - Six 7-pin SATA II connectors
  - 60-pin XDP connector
  - Four 4-pin, 0.10" pitch fan headers
  - 24-Pin, SSI-EEB, front panel connector

- One 4-pin SATA RAID Key
- One 2-pin intrusion detection
- BIOS
  - EFI BIOS
- Power Management
  - Support for Power Management of all capable components
  - ACPI compliant motherboard and BIOS
  - Sleep Switch and dual mode LED indicator
- Manufacturing
  - Surface mount technology. Single sided assembly for LC/V board SKUs and double sided assembly for the LX board SKU
  - 6 layer PCB
- Form Factor
  - ATX 2.0, 12" x 9.6", 1U thermally optimized, and SSI TEB Rev 2.11 compatible.
- Universal Serial Bus 2.0 (USB)
  - Two external USB ports (located at the rear panel) with an additional internal header providing two optional USB ports for front panel support
  - Supports wake-up from sleeping states S1 and S4 (S3 is not supported)
  - Supports legacy keyboard/mouse connections when using a PS2-USB dongle
- LPC (Low Pin Count) bus segment with one embedded device
  - Super I/O controller (SMSC\* SCH5027D) providing all PC-compatible I/O (floppy, serial, keyboard, mouse, two serial com ports) and integrated hardware monitoring.
- SSI-compliant connectors for SSI interface support
- Standard 24-pin SSI front panel, 2x12 main power connector, and 2x4 CPU power connector
- Fan Support
  - 5 general purpose 4-pin fan headers
    - One 4-pin processor fan header (active heat sink required)
    - Four 4-pin system fan headers: SYS FAN1, SYS FAN2 and SYS FAN3 for Intel high density applications to support Intel<sup>®</sup> Server System SR1530SH; SYS FAN4 is for use in the Intel<sup>®</sup> Entry Server Chassis SC5299-E
- Diagnostic LEDs to display POST code indicators during boot
- Onboard SATA RAID
  - Intel<sup>®</sup> Matrix Storage Technology supports software SATA RAID 0, 1, 10 and 5; Microsoft Windows<sup>\*</sup> driver support only.

The following figure shows the board layout of the LX board SKU. Each connector and major component is identified by letter (shown in Table 1).




Figure 1. Intel<sup>®</sup> Server Board S3210SHLX Diagram

Ref	Description	Ref	Description	Ref	Description
А	PCI-X (64bit/133MHz) Slot 1	L	Channel 2 DIMM Sockets	W	SATA 1
В	PCI-X (64bit/133MHz) Slot 2	М	Channel 1 DIMM Sockets	Х	SATA 0
С	PCI 5V (32bit/33MHz) Slot 3	Ν	System Fan 3 Connector	Y	IPMB
D	PCI Express* x8	0	Battery	Z	Front Panel Header
Е	PCI Express* x16	Р	Main Power Connector	AA	Floppy Connector
F	System Fan 1 Connector	Q	System Fan 2 Connector	BB	Internal USB
G	Back Panel Connectors	R	SATA 5	CC	External USB
Н	Diagnostic LEDs	S	SATA 4	DD	CMOS Clear Jumper
Ι	Processor Fan 1 Connector	Т	SATA 3	EE	BIOS Jumper
J	2X4 Aux Power Connector	U	HSBP	FF	NIC1 NVM Protect Mode Jumper
К	Processor Socket	V	SATA 2	GG	Serial
					Port

The following figure shows the board layout of the LC board SKU. Each connector and major component is identified by letter (shown in Table 2).




Figure 2. Intel<sup>®</sup> Server Board S3210SHLC Diagram

Ref	Description	Ref	Description	Ref	Description
А	PCI (32bit/33MHz) Slot 1	L	Channel 2 DIMM Sockets	W	SATA 2
В	PCI (32bit/33MHz) Slot 2	М	Channel 1 DIMM Sockets	Х	IPMB
С	PCI Express* x8 (x8 lane)	Ν	System Fan 3 Connector	Y	Front Panel Header
D	PCI Express* x8 (x4 lane)	0	System Fan 4 Connector	Z	SATA 3
Е	PCI Express* x16	Р	Battery	AA	SATA 5
F	System Fan 1 Connector	Q	Main Power Connector	BB	SATA 4
G	Back Panel Connectors	R	System Fan 2 Connector	CC	Internal USB
Н	Diagnostic LEDs	S	Floppy Connector	DD	External USB
I	Processor Fan 1 Connector	Т	HSBP	EE	CMOS Clear Jumper
J	2X4 Aux Power Connector	U	SATA 0	FF	BIOS Jumper
К	Processor Socket	V	SATA1	GG	NIC1 NVM Protect Mode Jumper
				НН	Serial Port

The following figure shows the board layout of the Intel<sup>®</sup> Server Boards S3200SHL/S3200SHV. Each connector and major component is identified by letter (shown in Table 3).




Figure 3. Intel<sup>®</sup> Server Board S3200SH-L/S3200SH-V SKU Diagram

#### Table3. Intel<sup>®</sup> Server Boards S3200SH-L/S3200SH-V Component Layout Reference

Ref	Description	Ref	Description	Ref	Description
А	PCI (32bit/33MHz) Slot 1	L	Channel 1 DIMM Sockets	W	IPMB
В	PCI (32bit/33MHz) Slot 2	М	System Fan2 Connector	Х	Front Panel Header
С	PCI Express* x8 (x4 lane)	Ν	System Fan3 Connector	Y	SATA 3
D	PCI Express* x16 (x8 lane)	0	Battery	Z	SATA 5
Е	System Fan 1 Connector	Р	Main Power Connector	AA	SATA 4
F	Back Panel Connectors	Q	System Fan2	BB	Internal USB
G	Diagnostic LEDs	R	Floppy Connector	CC	External USB
Н	Processor Fan 1 Connector	S	HSBP	DD	CMOS Clear Jumper
I	2X4 Aux Power Connector	Т	SATA 0	EE	BIOS Jumper
J	Processor Socket	U	SATA1	FF	NIC1 NVM Protect Mode Jumper
К	Channel 2 DIMM Sockets	V	SATA 2	GG	Serial Port

## 2.2 Server Board Layout



Figure 4. Intel<sup>®</sup> Server Board S3210SHLC

### 2.2.1 Server Board Mechanical Drawings




Figure 5. Intel<sup>®</sup> Server Board S3210SHLX – Hole and Component Positions






Figure 6. Intel<sup>®</sup> Server Boards S3210SHLC/S3200SHL/S3200SHV – Hole and Component Positions

## 3. Functional Architecture

This chapter provides a high-level description of the functionality associated with the architectural blocks that make up the Intel<sup>®</sup> Server Boards S3200SH/S3210SH.



### S3200SH/S3210SH LC/L/V SKU BLOCK DIAGRAM



#### S3200SH/S3210SH SYSTEM LX SKU BLOCK DIAGRAM

### 3.1 Processor Sub-System

The server board supports the following processors:

- Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3000 series
- Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3100 series
- Quad-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3200 series
- Quad-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 3300 series

The server board does not support the following processors:

- All Intel 5XX series, 6XX series single core processors
- All Intel 8XX series, 9XX series dual core processors

The processors built on 65nm and 45nm process technology in the 775-land package utilize Flip-Chip Land Grid Array (FC-LGA4) package technology, and plug into a 775-land LGA socket, referred to as the Intel<sup>®</sup> LGA775 socket.

The processors in the 775-land package are based on the same core micro-architecture. They maintain compatibility with 32-bit software written for the IA-32 instruction set, while supporting 64-bit native mode operation when coupled with supported 64-bit operating systems and applications.

#### 3.1.1 Processor Voltage Regulator Down (VRD)

The server board has a VRD (Voltage Regulator Down) to support one processor. It is compliant with the *VRD 12 DC-DC Converter Design Guide Line* and provides a maximum of 125A.

The board hardware monitors the processor VTTEN (Output enable for VTT) pin before turning on the VRD. If the VTTEN pin of the processors is not asserted, the Power ON Logic will not turn on the VRD.

#### 3.1.2 Reset Configuration Logic

The BIOS determines the processor stepping and processor cache size through the CPUID instruction. The processor information is read at every system power-on.

**Note:** The processor speed is the processor power-on reset default value. No manual processor speed setting options exist either in the form of a BIOS setup option or jumpers.

Process Name	Socket	Core Frequency	Cache size	FSB Frequency
Dual-Core Intel <sup>®</sup> Xeon <sup>®</sup> processor 3000 series	Intel <sup>®</sup> LGA775	1.86GHz – 2.66GHz	2MB or 4MB	1066MHz
Quad -Core Intel <sup>®</sup> Xeon <sup>®</sup> processor 3200 series	Intel <sup>®</sup> LGA775	2.13GHz – 2.40GHz	8MB	1066MHz
Dual-Core Intel <sup>®</sup> Xeon <sup>®</sup> processor 3100 series	Intel <sup>®</sup> LGA775	TBD	TBD	1333MHZ
Dual-Core Intel <sup>®</sup> Xeon <sup>®</sup> processor 3300 series	Intel <sup>®</sup> LGA775	TBD	TBD	1333MHZ

## 3.2 Intel<sup>®</sup> 3200/3210 Chipset

The server board is designed around the Intel<sup>®</sup> 3200/3210 Chipset. The chipset provides an integrated I/O bridge and memory controller, and a flexible I/O subsystem core (PCI Express\*). The chipset consists of three primary components.

### 3.2.1 Intel<sup>®</sup> 3200/3210 Chipset MCH: Memory Control Hub

The Intel<sup>®</sup> 3200/3210 Chipset is designed for use with Intel<sup>®</sup> processors in a UP server platform. The role of the MCH in the system is to manage the flow of information between its four interfaces:

- Processor Interface (FSB)
- System Memory Interface (DDR2)
- DMI interface to ICH9R South Bridge
- PCI Express\* connectivity to one or two PCIe\* x8 connectors

The feature list of the MCH includes:

- Processor / Host Interface
  - Supports LGA775 processors in a UP System configuration
  - 200/266/333 MHz FSB Clock frequency
  - GTL+ bus drivers with integrated GTL termination resistors
- System Memory Controller
  - Supports 512Mbit and 1Gbit memory technologies
  - DDR2 667, 800 MHz
  - 8GB addressable memory
  - Supports unbuffered, ECC and non-ECC DIMMs
  - No support for DIMMs less than 512MB and memory speeds less than 667MHz
- DMI Interface

- Interface to ICH9R South Bridge
- 100 MHz reference clock shared with PCIe\* interface(s)
- PCIe\* x8 Interface
  - Connected to two PCIe\* X8 connectors as shown in the block diagram
  - Compliant with the PCIe\* base specification

The MCH accepts access requests from the host (processor) bus and directs those accesses to memory or to one of the PCI Express\* or PCI buses. The MCH monitors the host bus, examining addresses for each request. Accesses may be directed to the following:

- A memory request queue for subsequent forwarding to the memory subsystem
- An outbound request queue for subsequent forwarding to one of the PCI Express\* or PCI buses

The MCH also accepts inbound requests from the Intel<sup>®</sup> ICH9R. The MCH is responsible for generating the appropriate controls to control data transfer to and from memory.

The MCH is a FC-BGA device and uses the proven components of the following previous generations:

- Hub interface unit
- PCI Express\* interface unit
- DDR2 memory interface unit

The MCH incorporates an integrated PCI Express\* interface. The PCI Express\* interface allows the MCH to directly interface with the PCI Express\* devices. The MCH also increases the main memory interface bandwidth and maximum memory configuration with a 72-bit wide memory interface.

The MCH integrates the following main functions:

- An integrated high performance main memory subsystem
- A PCI Express\* bus which provides an interface to the PCI Express\* devices (Fully compliant to the *PCI Express\* Base Specification, Rev 1.0a*)
- A DMI which provides an interface to the Intel<sup>®</sup> ICH9R

Other features provided by the MCH include the following:

- Full support of ECC on the processor bus
- Twelve deep in-order queue, two deep defer queue
- Full support of un-buffered DDR2 ECC DIMMs
- Support for 512MB, 1GB and 2GB DDR2 memory modules

#### 3.2.1.1 Segment F PCle\* x8

The MCH PCIe\* Lanes 0~7 provide a x8 PCIe\* connection directly to the MCH. This resource can support x1, x4, and x 8 PCIe\* add-in cards or cards through the I/O riser when using the riser slot for the L board SKU.

#### Table 4. Segment F Connections

Lane	Device
Lane 0~7	Slot 6 (PCI Express* x16 with 8 Lanes layout)

#### 3.2.1.2 MCH Memory Sub-System Overview

The MCH supports a 72-bit wide memory sub-system that can support a maximum of 8 GB of DDR2 memory using 2GB DIMMs. This configuration needs external registers for buffering the memory address and control signals. The four chip selects are registered inside the MCH and need no external registers for chip selects.

The memory interface runs at 667/800 MT/s. The memory interface supports a 72-bit wide memory array. It uses seventeen address lines (BA [2:0] and MA [13:0]) and supports 512MB, 1GB, and 2GB DRAM densities. The DDR DIMM interface supports single-bit error correction, and multiple bit error detection.

#### 3.2.1.3 DDR2 Configurations

The DDR2 interface supports up to 8GB of main memory and supports single- and doubledensity DIMMs. The DDR2 can be any industry-standard DDR2. The following table shows the DDR2 DIMM technology supported.

DDR2-667/800 Un-buffered SDRAM Module Matrix					
DIMM Capacity	DIMM Organization	SDRAM Density	SDRAM Organization	# SDRAM Devices/rows/Banks	# Address bits rows/Banks/column
512MB	64M x 72	256Mbit	32M x 8	18 / 2 / 4	13 / 2 / 10
512MB	64M x 72	512Mbit	64M x 8	9/1/4	14 / 2 / 10
1GB	128M x 72	512Mbit	64M x 8	18 / 2 / 4	14 / 2 / 10
1GB	128M x 72	1Gbit	128M x 8	9/1/8	14 / 4 / 10
2GB	256M x 72	2GB	128M x 8	18 / 2 / 8	14 / 8 / 10

#### Table 5. Supported DDR2 Modules

#### 3.2.1.4 Memory Population Rules and Configurations

There are a few rules that must be followed when populating memory. The server board supports two DDR2 DIMM slots for channel A, and two DDR2 DIMM slots for channel B. They are placed in a row and numbered from 0 to 3 with DIMM0 being closest to the MCH. The four slots are partitioned with channel A representing the channel A DIMMs (DIMM0 and DIMM1) and channel B representing the channel B DIMMs (DIMM2 and DIMM3).

Please note the following memory population rules:

- If dual channel operation is desired, channel A and channel B must be populated identically (i.e., same capacity)
- Use DDR2 667/800 memory only
- The speed used on all the channels is the slowest DIMM in the system
- ECC or non-ECC DIMMs
- Can mix different memory technologies (size and density)
- Single Channel Mode (either channel may be used): DIMM slots (within the same channel) may be populated in any order
- Dual Channel Interleaved Mode: DIMM slots may be populated in any order as long as the total memory in each channel is the same.
- Dual Channel Asymmetric Mode: DIMM slots may be populated as one wishes (any order)

#### 3.2.2 PCI-X\* Hub (PXH)

**PXH-V: PCI-X\* Hub (LX board SKU only)** The PXH-V hub is a peripheral chip that performs PCI/PCI-X\* bridging functions between the PCI Express\* interface and the PCI/PCI-X\* bus. The PXH-V contains two PCI bus interfaces that can be independently configured to operate in PCI (33 or 66 MHz), PCI-X\* Mode1 (66,100,133), for either 32 or 64 bits.

#### 3.2.2.1 Segment E 64bit/133MHz PCI-X\* Subsystem

One 64-bit PCI-X\* bus segment is directed through the PXH-V. This PCI-X\* segment (segment E) provides the following:

• Two 3.3V 64-bit PCI-X\* slots

On Segment E, PCI-X\* is capable of speeds up to 133MHz operation and supports full-length PCI and PCI-X\* adapters.

#### 3.2.2.1.1 Device IDs (IDSEL)

Each device under the PCI-X\* hub bridge has its IDSEL signal connected to one bit of AD [31:16], which acts as a chip select on the PCI-X bus segment in configuration cycles. This determines a unique PCI-X\* device ID value for use in configuration cycles. The following table shows the bit to which each IDSEL signal is attached for P64-C devices and a corresponding device description.

#### Table 6. Segment E Configuration IDs

IDSEL Value	Device
18	PCI-X* Slot 1 (64bit/66-133MHz) (LX board SKU only)
17	PCI-X* Slot 2 (64bit/66-133MHz) (LX board SKU only)

#### 3.2.2.1.2 Segment E Arbitration

PXH-V supports two PCI masters: two PCI-X\* slots or one riser slot. All PCI masters must arbitrate for PCI access using resources supplied by the PXH-V. The host bridge PCI interface (PXH-V) arbitration lines REQx\* and GNTx\* are a special case in that they are internal to the host bridge. The following table defines the arbitration connections.

#### Table 7. Segment D Arbitration Connections

Baseboard Signals	Device
PCIX REQ_N1/GNT_N1	PCI-X Slot 1 (64bit/66-133MHz) (LX board SKU only)
PCIX REQ_N0/GNT_N0	PCI-X Slot 2(64bit/66-133MHz) ( LX board SKU only)

### 3.2.3 Intel<sup>®</sup> ICH9R: I/O Controller Hub 9R

#### 3.2.3.1 Direct Media Interface (DMI)

DMI is the name given to the chip-to-chip connection between the Memory Controller Hub and the ICH9. DMI is a x4 link that mostly adheres to the PCI Express\* specification. Deviations of the DMI from standard PCI Express\* specifications are described in the ICH9 CSPEC.

#### 3.2.3.2 Controller Link (M-Link)

Controller Link is the name given to the interconnect that connects the north bridge (MCH) to the LAN Controller in the ICH9. The Management Engine (ME) resides in the MCH and communicates with the ICH9 LAN Controller over this interface.

#### 3.2.3.3 PCIe\* Interfaces

The ICH9R provides six PCI Express\* root ports (GEN1) which are compliant to *PCI Express Base Specification*, Revision 1.1. The PCIe\* root ports 1-4 can be statically configured as four x 1 ports, or ganged together to form two x 2 ports, one x 2 with two x1 ports, or one x4 port. Ports 5 and 6 can only be used as two x1 ports or one x2. Lane reversal is supported for the x4 configuration. Each Root Port fully supports 2.5 Gb/s bandwidth in each direction.

The root ports 1-4 are combined to form a single x4 link connecting to a PCI Express\* x8 connector. Port 5 and 6 are used to support the dual GBe LAN channels.

#### 3.2.3.4 Serial ATA II Interface

The ICH9 has an integrated SATA II host controller that supports independent DMA operation on the six Ports and supports data transfer rates of up to 300 MB/Sec. The SATA II controller

provides two modes of operation – a legacy mode using I/O space and an AHCI (Advanced Host Controller Interface) mode using memory space.

#### 3.2.3.5 PCI Interface

The ICH9 PCI interface provides a 33MHz, 3.3V, Revision 2.3 implementation. All PCI signals are 5V tolerant, except PME#. The ICH9 integrates a PCI arbiter that supports up to seven external PCI bus masters in addition to the internal ICH9 requests. This allows for combinations of up to four PCI down devices and/or PCI slots.

The server board supports one NIC, the Tabor Gigabit Ethernet controller, and two PCI slots.

#### 3.2.3.6 Low Pin Count Interface (LPC)

The Low Pin Count interface on the ICH9 provides a low system cost design interface solution for connecting the Super I/O for the legacy interfaces such as the parallel port, serial port, floppy drive, etc.

#### 3.2.3.7 Compatibility Modules

The ICH9 incorporates various compatibility modules such as DMA controller, timer/counters and interrupt controller. The DMA controller incorporates the logic of two 8237 DMA controllers, with seven independently programmable channels. The channels 0 - 3 are hardwired to 8-Bit, count-by-byte transfers and channels 5 to 7 are hardwired to 16-Bit, count-by-word transfers. DMA channel 4 is used to cascade the two 8327 controllers together. The DMA controller is used to support the LPC DMA.

The LPC DMA is handled through the LDRQ# lines from peripherals and special encoding on LAD[3:0] from the host.

The timer/counter block contains three counters that are equivalent in function to those found in one 8254 programmable internal timer. These three counters are combined to provide the system timer function, and speaker tone. The 14.318MHz oscillator input provides the clock source for these three counters.

The ICH9 provides an ISA compatible Programmable Interrupt Controller (PIC) that incorporates the functionality of two 8259 interrupt controllers. Each 8259 supports eight interrupts that are cascaded via one master controller interrupt 2 for fifteen programmable interrupts. The interrupts are system timer, keyboard controller, serial ports, parallel ports, floppy disk, mouse, DMA channels, and mapped PCI based interrupts.

#### 3.2.3.8 Universal Serial Bus (USB) Controller

ICH9 contains two EHCI and six UHCI USB controllers providing support for twelve USB 2.0 ports. All twelve ports are high speed, full-speed, and low speed capable. ICH9's port routing logic determines whether a USB port is controlled by one of the UHCI controllers or by the EHCI controller. USB 2.0 based debug port is also implemented in the ICH9.

#### 3.2.3.9 Real Time Clock (RTC)

The ICH9 contains a Motorola\* MS146818A functionally compatible Real Time Clock with two 128 Byte banks of battery backed RAM. The RTC performs two key functions on the server board:

- Keeping track of time of day
- Storing system configuration data even when the system is powered down.

The RTC operates on a 32.768 KHz crystal and a 3V lithium battery.

### 3.2.3.10 GPIO

The ICH9 contains 61 general purpose input/output. The General Purpose Inputs and Outputs (GPIO) are provided for custom system design.

#### 3.2.3.11 Enhanced Power Management

The ICH9 supports the Advanced Configuration and Power Interface, Version 2.0 (ACPI) that provides power and thermal management. The ICH9 also supports the Manageability Engine Power Management Support for new wake events from the MCH Management Engine.

The server board is fully compliant with the Advanced Configuration and Power Interface (ACPI) specifications, Revision 2.0.

#### 3.2.3.12 System Management Interface

The ICH9 on the server board functions as a SMBus host controller that allows the processor to communicate with SMBus slaves. This interface is compatible with most I2C devices. The ICH9 also supports slave functionality. The SMBus logic exists in device 31: function 3 configuration space.

#### 3.2.3.13 Intel<sup>®</sup> Quiet System Technology (Intel<sup>®</sup> QST)

The ICH9 integrates two thermal sensors that monitor the temperature within is die. Those sensors are used to support the Intel<sup>®</sup> QST. The Intel<sup>®</sup> QST is controlled by the management engine (ME) residing in the MCH and requires SPI flash to host the Intel<sup>®</sup> QST firmware.

Additionally ICH9 integrates four fan speed TACH sensors and three fan speed controllers, PWMs. This allows the monitoring and controlling of up to four fans on the system. The ICH9 implements a single wire Simple Serial Transport (SST) bus that allows connection of up to five SST thermal or voltage monitoring devices. The ICH9 also support the Platform Environmental Control Interface (PECI) that provides access to the CPU thermal data.

The server board does not support ME or Intel<sup>®</sup> QST. Fan speed control is accomplished through Integrated BMC firmware.

#### 3.2.3.14 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is a 4-pin interface that provides a potentially lower-cost alternative for the system flash versus the Firmware Hub on the LPC Bus. The ICH9 supports

two SPI flash components using two separate chip select pins. Each component may be up to 16 MB and operate in SPI Fast Read Instructions and frequencies of 20 MHZ or 33 MHz.

The SPI Interface consists of the following:

- Clock (CLK)
- Master Out Slave In (MOSI)
- Master In Slave Out (MISO)
- Chip Select (CS#)

Communication on the SPI is done with a Master – Slave protocol.

The SPI flash may operate in two operational modes, descriptor and non-descriptor. When operating in non-descriptor mode the SPI Flash can only support BIOS through register accesses.

When used in descriptor mode the ICH9 allows a single SPI flash device to store system BIOS, Firmware and Gigabit Ethernet EEPROM information.

When SPI is selected by the Boot BIOS Destination Strap and a SPI Device is detected by the ICH9, LPC based BIOS Flash is disabled. The boot destination strap is sampled by the ICH9 at pins GNT# and SPI\_CS1# on the rising edge of the PWROK input. Alternately, the ICH9 support soft straps when operating in Descriptor Mode. The ICH9 reads the soft strap data out of the SPI device prior to de-assertion of reset to the Manageability Engine and the Host system.

GNT# and SPI\_CS1# are both pulled-up with soft resistors internal to the ICH9. The default BIOS flash without external straps is the FWH. For manufacturing or debug support, the BIOS cycles may also be directed to the PCI bridge via the same external flash. Configurations other than the default will be selected via 2.2K pull-up or pull-down resistors.

The server board will support the boot BIOS Destination Selection as defined in table below.

GNT#	SPI_CS1#	ROUTING	
0	1	Flash Cycles Routed to SPI (Default)	
1	0	Flash Cycles Routed to PCI (Test only)	
1	1	Flash Cycles Routed to LPC (Test only)	

#### Table 8 Boot BIOS Destination Selection

The SPI flash meets the following requirements:

- Erase size capability of 4 Kbyte or 64 Kbyte
- SPI device meets the command set per Table 9.

Command and opcode C7h for Full Chip Erase is recommended for streamlined software development.

- Supports JEDEC ID OP Code 9FH
- Support multiple writes to a page without requiring a preceding command (minimum 512 writes)
- Ignores the upper address bit such that an address of FFFFFFFh simply aliases to the top of the flash memory.
- SPI Compatibility Mode 0
- Receipt of an unsupported command causes a completed cycle without impact to the flash content
- Minimum density of 16 Mb (BIOS + Gbe)
- Power up in an unlocked state or use the write status register to disable write protection.

Commands	Opcode	Notes
Write Status	01h	If Command is supported, 01h must be the opcode.
Program Data	02h	WRITE DATA / PROGRAM DATA
Read Data	03h	
Write Disable	04h	
Read Status	05h	
Write Enable	06h	If command is supported, 06h must be the opcode
Fast Read	0Bh	
Enable Write Status Register	50 or 06h	
Erase	Programmable	256B, 4kbyte, 8 Kbyte or 64 Kbyte erase
JEDEC ID	9Fh	JEDEC Standard Manufacturer and Device ID read method is defined in Standard JESD21-C, PRN03-NV1.

 Table 9: SPI Required Command Codes

The SPI Flash Memory device is the Atmel\* AT26DF321 a 32-megabit, 2.7 to 3.6 volt serial interface FLASH memory, Intel part number D64145-001/D64145-002. The AT26DF321 supports the block erase command opcodes 20H and D8H providing respectively 4-Kbytes or 64-Kbytes block erase sizes. This is installed directly onto the server board without the use of sockets.

#### 3.2.3.15 Manageability

The ICH9 integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to report errors, diagnose the system, and recover from system lockups without the aid of an external microcontroller.

The management engine includes a TCO Timer used to detect system locks, Process Present Indicator used to determine that the processor fetches the first instruction after reset, ECC Error reporting from the host controller, Function Disable to prevent disabled function from generating interrupts and power management events, and an Intruder Detect input for system cases.

#### 3.2.3.16 Unused ICH9 Interfaces on the Server Board

The server board does not support the following interfaces on ICH9:

- 1. AC'97 2.3 Controller ICH9 integrates an Audio Codec '97 Component Specifications, Version 2.3 controller that can be used to attach an Audio Codec (AC), a Modem Codec (MC), an Audio/Modem Codec (AMC) or a combination of ACs and a single MC.
- 2. Intel High Definition Audio
- 3. Management Engine (ME), SST, Fan tach and PWM, PEC controller

#### 3.2.3.17 PCI Express\* x4 Sub-system

The Intel<sup>®</sup> ICH9R supports one PCI Express\* x4-lane interface that can also be configured as a single x1 or x4-lane port. The PCI Express interface allows direct connection with the PXH-V or dedicated PCIe\* devices. (Fully compliant to the *PCI Express\* Base Specification, Rev 1.0a*).

#### 3.2.3.18 PCI

One 32-bit PCI bus segment is directed through the Intel<sup>®</sup> ICH9R Interface defined as segment A. This PCI Segment A supports two PCI connectors and one embedded Intel<sup>®</sup> 82541PI LAN controller.

The Intel<sup>®</sup> ICH9R does not contain a PATA device controller in the chipset; therefore SATA interface CDROM/DVD ROMs are recommended for use with the server board.

#### 3.2.3.19 SATA Controller

The Intel<sup>®</sup> ICH9R contains six SATA ports. The data transfer rates up to 300Mbyte/s per port.

# 3.2.3.20 Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)

The Intel<sup>®</sup> ICH9R provides the functionality of two-cascaded 82C59 with the capability to handle 15 interrupts. It also supports processor system bus interrupts.

#### 3.2.3.21 Advanced Programmable Interrupt Controller (APIC)

Interrupt generation and notification to the processor is done by the APICs in the Intel<sup>®</sup> ICH9R using messages on the front side bus.

#### 3.2.3.22 Universal Serial Bus (USB) Controller

The Intel<sup>®</sup> ICH9R contains one EHCI USB 2.0 controller and can support four USB ports. The USB controller moves data between main memory and up to four USB connectors. All ports function identically and with the same bandwidth.

The server board provides two external USB ports on the rear panel of the server board. The dual-stack USB connector is located within the standard ATX I/O panel area. The *Universal Serial Bus Specification, Revision 1.1,* defines the external connectors.

The third/fourth USB port is optional and can be accessed by cabling from an internal 9-pin connector located on the base board to an external USB port located either in front or the rear of a given chassis.

#### 3.2.3.23 Enhanced Power Management

One of the embedded functions of the Intel<sup>®</sup> ICH9R is a power management controller. This is used to implement ACPI-compliant power management features. The server board supports sleep states S1, S4, and S5.

## 3.3 Memory Sub-System

The server board supports up to four DIMM slots for a maximum memory capacity of 8 GB. The DIMM organization is x72, which includes eight ECC check bits. The memory interface runs at 533/667MTs. The memory controller supports the following:

- Single-bit error correction
- Multiple-bit error detection
- Memories using 512Mbit, 1Gbit, 2Gbit DRAM based on memory technology

Memory can be implemented with either single sided (one row) or double-sided (two row) DIMMs.

#### 3.3.1 Memory Configuration

The memory interface between the MCH and the DIMMs is 72-bit (ECC) wide interface.

There are two banks of DIMMs, labeled 1 and 2. Bank 1 contains DIMM socket locations DIMM\_1A and DIMM\_2A. Bank 2 contains DIMM socket locations DIMM\_1B and DIMM\_2B. The sockets associated with each bank or "channel," are located next to each other and the DIMM socket identifiers are marked on the server board silkscreen, near the DIMM socket. Bank 1 is associated with Memory Channel A while Bank 2 is associated with Memory Channel B. When only two DIMM modules are being used, the population order must be DIMM\_1A, DIMM\_1B to ensure dual channel operating mode.

In order to operate in dual channel dynamic paging mode, the following conditions must be met:

- Two identical DIMMs are installed, one each in DIMM\_1A and DIMM\_1B
- Four identical DIMMs are installed (one in each socket location)

**Note:** Installing only three DIMMs is not supported. Do not use DIMMs that are not "matched" (same type and speed). Use of identical memory parts is preferred.

See Figure 7 on the following page for reference.

The system is designed to populate any rank on either channel, including either degenerate single channel case.

DIMM and memory configurations must adhere to the following:

- DDR2 667/800, un-buffered, DDR2 DIMM modules
- DIMM organization: x64 non-ECC or x72 ECC
- Pin count: 240
- DIMM capacity: 512 MB, 1 GB and 2 GB DIMMs
- Serial PD: JEDEC Rev 2.0
- Voltage options: 1.8 V
- Interface: SSTL2

#### Table 10. Memory Bank Labels and DIMM Population Order

Location	DIMM Label	Channel	Population Order
J8J1	(DIMM_1A)	A	1
J8J2	(DIMM_2A)	A	3
J9J1	(DIMM_1B)	В	2
J9J2	(DIMM_2B)	В	4




Figure 7. Memory Bank Label Definition

Throughput Level	Configuration	Characteristics	
Highest	Dual channel with dynamic paging mode	All DIMMs matched	
	Dual channel without dynamic paging mode	DIMMs matched from Channel A to Channel B	
		DIMMs not matched within channels	
	Single channel with dynamic paging mode	Single DIMM or DIMMs matched within a channel	
Lowest	Single channel without dynamic paging mode	DIMMs not matched	

## 3.3.2 Memory DIMM Support

The board supports un-buffered (not registered) DDR2 667/800 ECC or non-ECC DIMMs operating at 667/800 MT/s. Only DIMMs tested and qualified by Intel or a designated memory test vendor are supported on this board. Note that all DIMMs are supported by design, but only fully qualified DIMMs will be supported on the board.

The minimum supported DIMM size is 512 MB. Therefore, the minimum main memory configuration is 1 x 512 MB or 512 MB. The largest size DIMM supported is 2 GB and as such, the maximum main memory configuration is 8 GB implemented by 4 x 2 GB DIMMs.

- Un-buffered DDR2 667/800 compliant, ECC x8 and Non-ECC x8 or x16 memory DIMMs are supported.
- ECC single-bit errors (SBE) can be detected and corrected. Multiple-bit errors (MBE) can only be detected.
- The maximum memory capacity is 8 GB via four 2 GB DIMM modules.
- The minimum memory capacity is 512 MB via a single 512 MB DIMM module.

# 3.4 I/O Sub-System

#### 3.4.1 PCI Subsystem

The primary I/O buses for the server board are five independent PCI bus segments providing PCI, PCIe\* and PCI-X\* resources (LX board SKU only). The PCI buses comply with the *PCI Local Bus Specification, Rev 2.3.* 

PCI segments A, B, C, and D are directed through the Intel<sup>®</sup> ICH9R. PCI segment E is independently configured to PXH-V that is through Intel<sup>®</sup> ICH9R by PCI Express\* x4 interface. PCI Segment F is directed through the MCH by PCIe\* x8 interface. The table below lists the characteristics of the three PCI bus segments.

PCI Bus Segment	Voltage	Width	Speed	Туре	PCI I/O Card Slots
A	3.3V	32 bits	33MHz	PCI 32	Slot 1, Slot 2, NIC 2, video
В	3.3V	1 lane	2.5GHz	x1 PCIe*	Slot 3, X4 physical connector
С	3.3V	1 lane	2.5GHz	x1 PCle*	NIC 1
D	3.3V	4 lane	2.5GHz	x4 PCle*	Slot 4, PXH, X8 physical connector
E	3.3V	64 bits	66/100/133MHz	PCI-64	Slot 5, Slot 6 through riser card
F	3.3V	8 lanes	2.5GHz	x8 PCle*	Slot 6, X8 physical connector

#### 3.4.1.1 P32-A: 32-bit, 33-MHz PCI Sub-system

The Intel<sup>®</sup> ICH9R provides a Legacy 32-bit PCI sub-system and acts as the central resource on this PCI interface. P32-A supports the following embedded devices and connectors:

- One Intel<sup>®</sup> 82541PI Fast Ethernet Controller
- Two slots capable of supporting full length PCI add-in cards operating at 33 MHz

## 3.4.1.1.1 Device IDs (IDSEL)

Each device under the PCI hub bridge has its IDSEL signal connected to one bit of AD (31:16), which acts as a chip select on the PCI bus segment in configuration cycles. This determines a unique PCI device ID value for use in configuration cycles. The following table shows the bit to which each IDSEL signal is attached for segment A devices and the corresponding device description.

#### Table 13. Segment A Configuration IDs

IDSEL Value	Device
21	Intel® 82541PI LAN (NIC2)
17	PCI Slot 1(32b/33MHz)
16	PCI slot 2(32b/33MHz)

#### 3.4.1.1.2 Segment A Arbitration

PCI segment A supports two PCI devices: the Intel<sup>®</sup> ICH9R and one PCI bus master (NIC). All PCI masters must arbitrate for PCI access, using resources supplied by the Intel<sup>®</sup> ICH9R. The host bridge PCI interface (ICH9R) arbitration lines REQx\* and GNTx\* are a special case in that they are internal to the host bridge. The following table defines the arbitration connections.

#### Table 14. Segment A Arbitration Connections

Baseboard Signals	Device
PCI REQ_N5/GNT_N5	Intel <sup>®</sup> 82541PI LAN (NIC2)
PCI REQ_N1/GNT_N1	PCI Slot 1 (32bit/33MHz)
PCI REQ_N0/GNT_N0	PCI Slot 2 (32bit/33MHz)

### 3.4.1.2 PCI Interface for Video subsystem

The server board graphics subsystem is connected to the Intel<sup>®</sup> ICH9R via a PCIe\* x1 bus.

## 3.4.2 Interrupt Routing

The board interrupt architecture accommodates both PC-compatible PIC mode and APIC mode interrupts through use of the integrated I/O APICs in the Intel<sup>®</sup> ICH9R.

#### 3.4.2.1 Legacy Interrupt Routing

For PC-compatible mode, the Intel<sup>®</sup> ICH9R provides two 82C59-compatible interrupt controllers. The two controllers are cascaded with interrupt levels 8-15 entering on level 2 of the primary interrupt controller (standard PC configuration). A single interrupt signal is presented to the processor, to which the processor will respond for servicing. The Intel<sup>®</sup> ICH9R contains configuration registers that define which interrupt source logically maps to I/O APIC INTx pins.

The Intel<sup>®</sup> ICH9R handles both PCI and IRQ interrupts. The Intel<sup>®</sup> ICH9R translates these to the APIC bus. The numbers in the table below indicate the Intel<sup>®</sup> ICH9R PCI interrupt input pin to which the associated device interrupt (INTA, INTB, INTC, INTD, INTE, INTF, INTG, INTH for PCI bus and PXIRQ0, PXIRQ1, PXIRQ2, PXIRQ3 for PCI-X bus) is connected. The Intel<sup>®</sup> ICH9R I/O APIC exists on the I/O APIC bus with the processor.

Interrupt	INT A	INT B	INT C	INT D
Intel <sup>®</sup> 82541PI LAN (NIC2)	PIRQB			
Integrated BMC	PIRQC			
PCI Slot 1 (PCI 32bit/33MHz)	PIRQG	PIRQF	PIRQE	PIRQH
PCI Slot 2 (PCI 32bit/33MHz)	PIRQF	PIRQG	PIRQH	PIRQE
PCI-X* Slot 5 (64bit/133MHz) (LX board SKU only)	PXIRQ5	PXIRQ6	PXIRQ7	PXIRQ4
PCI-X* Slot 6 (64bit/133MHz) (Riser, LX board SKU only)	PXIRQ0	PXIRQ1	PXIRQ2	PXIRQ3

#### Table 15. PCI AND PCI-X\* Interrupt Routing/Sharing

## 3.4.2.2 APIC Interrupt Routing

For APIC mode, the server board interrupt architecture incorporates three Intel<sup>®</sup> I/O APIC devices to manage and broadcast interrupts to local APICs in each processor. The Intel<sup>®</sup> I/O APICs monitor each interrupt on each PCI device; including PCI slots in addition to the ISA compatibility interrupts IRQ (0-15).

When an interrupt occurs, a message corresponding to the interrupt is sent across a three-wire serial interface to the local APICs. The APIC bus minimizes interrupt latency time for compatibility interrupt sources. The I/O APICs can also supply greater than 16 interrupt levels to the processor(s). This APIC bus consists of an APIC clock and two bidirectional data lines.

#### 3.4.2.3 Legacy Interrupt Sources

The table below recommends the logical interrupt mapping of interrupt sources on the board. The actual interrupt map is defined using configuration registers in the Intel<sup>®</sup> ICH9R.

ISA Interrupt	Description			
INTR	Processor interrupt.			
NMI	NMI to processor.			
IRQ0	System timer			
IRQ1	Keyboard interrupt.			
IRQ2	Slave PIC			
IRQ3	Serial port 1 interrupt from Super I/O* device, user-configurable.			
IRQ4	Serial port 1 interrupt from Super I/O* device, user-configurable.			
IRQ5				
IRQ6	Floppy disk.			
IRQ7	Generic			
IRQ8_L	Active low RTC interrupt.			
IRQ9	SCI*			
IRQ10	Generic			
IRQ11	Generic			
IRQ12	Mouse interrupt.			
IRQ13	Floaty processor.			
IRQ14	Compatibility IDE interrupt from primary channel IDE devices 0 and 1.			
IRQ15	Secondary IDE Cable			
SMI*	System Management Interrupt. General purpose indicator sourced by the Intel <sup>®</sup> ICH9R to the processor.			


#### Table 16. Interrupt Definitions

#### 3.4.2.4 Serialized IRQ Support

The server board supports a serialized interrupt delivery mechanism. Serialized Interrupt Requests (SERIRQ) consists of a start frame, a minimum of 17 IRQ / data channels, and a stop frame. Any slave device in the quiet mode may initiate the start frame. While in the continuous mode, the start frame is initiated by the host controller.

#### 3.4.3 PCI Error Handling

The PCI bus defines two error pins, PERR# and SERR#, for reporting PCI parity errors and system errors, respectively. In the case of PERR#, the PCI bus master has the option to retry the offending transaction, or to report it using SERR#. All other PCI-related errors are reported by SERR#. SERR# is routed to NMI if enabled by BIOS.






Figure 9. Intel<sup>®</sup> ICH9R Interrupt Routing Diagram




Figure 10. PXH-V Interrupt Routing Diagram

# 3.5 BMC Controller

The Integrated Baseboard Management Controller (Integrated BMC) is a highly integrated single-chip solution, integrating several devices typically found on servers. The Integrated BMC is mainly targeted at next generation servers, and provides a highly integrated server class product.

The Integrated BMC contains the following integrated subsystems and features.

Server Class Super I/O functionality includes

- Keyboard style/BT interface for BMC support
- Two Fully Functional Serial Ports, compatible with the 16C550
- Serial IRQ Support
- SMI/SCI/PME Support
- ACPI Compliant
- Up to 16 Shared GPIO ports
- Programmable Wake-up Event Support
- Plug and Play Register Set
- Power Supply Control
- Watchdog timer compliant with Microsoft\* SHDG
- LPC to SPI bridge for system BIOS support
- Real Time Clock module with the external RTC interface


Baseboard Management Controller

- IPMI 2.0 Compliant
- Integrated 250Mhz 32-bit ARM9 processor
- Six I2C SMBus Modules with Master-Slave support
- Two independent 10/100 Ethernet Controllers with RMII support
- LPC Master interface for non-volatile code storage
- SPI Flash interface
- Three UART for ICMB support
- DDR-II 16bit up to 667 MHz memory interface
- Sixteen Mailbox Registers for communication between the host and the BMC
- Watchdog timer
- Three General Purpose Timers
- Dedicated Real Time Clock for BMC
- Up to 16 direct and 64 Serial GPIO ports
- Ability to maintain text and graphics controller history
- 12 10-bit Analog to Digital Converters
- Three Diode Inputs for Temperature measurements
- Eight Fan Tach Inputs
- Four Pulse Width Modulators (PWM)
- Chassis Intrusion Logic with battery backed general purpose register
- LED support with programmable blink rate control
- Programmable IO Port snooping, can be used to snoop on Port 80h

- Unique Chip ID for each part, burned at the time production testing
- Hardware 32-bit Random Number generator
- JTAG Master interface
- On-Chip Test Infrastructure for testing BMC firmware

Graphics Controller Subsystem

- Integrated Matrix Graphics Core
- 2D Hardware Graphics Acceleration
- DDR-2 memory interface supports up to 128Mbytes of memory
- Supports all display resolutions up to 1600 x 1200 16bpp @ 75Hz
- High speed Integrated 24-bit RAMDAC
- Single lane PCI Express\* host interface



# 3.6 PCIe\* to PCI-X\* Bridge 6702PXH (PXH-V) (LX Board SKU Only)

The Intel 6702PXH 64-bit PCI Hub is a peripheral chip that performs PCI bridging functions between the PCI Express\* interface and the PCI bus. The Intel 6702PXH 64-bit PCI Hub contains a single PCI bus interface that can be configured to operate in PCI (33 or 66 MHz) or PCI-X\* Mode 1 (66, 100, or 133 MHz).

The Intel 6702PXH 64-bit PCI Hub further support the new PCI Standard Hot-Plug Controller and Subsystem Specification, Revision 1.0. Each PCI interface contains an I/OxAPIC with 24 interrupts and a standard hot plug controller.

# 3.7 Clock Generator

CK505 compliant Clock Synthesizer chip solution is used to generate most of the required clocks on the Snow Hill Server board. The CK505 synthesizes and distributes a multitude of clock outputs at various frequencies, timings and drive levels using a single parallel resonance 14.31818 MHz (50ppm or less) crystal.

The CK505 clock generator supplies host clocks (at 200-MHz, 266-MHz and 333MHz), 100-MHz clocks, 48-MHz clocks, 33-MHz clocks and 14-MHz clocks.

The CK505 has 12 SRC outputs targeted for PCIe\* applications at 100MHz.

CK505 is the main clock source for the entire system.

- The clock generator is configured to support the following number of clocks.
  - Differential host clock pairs for processor, MCH and XDP
  - Differential 100 MHz to ICH9 (DMI & SATA), MCH, XDP, and PCIe\* slots
  - 33-MHz clocks for ICH9, SIO, SM712,, Port 80/81h and PCI32 slots
  - Single ended 48-MHz clock for the ICH9 USB Controller
  - Single ended 14.318-MHz clocks shared between the ICH9 and SIO
  - Debug jumpers to manually select FSB/host clock frequency
- SMBus interface for spread spectrum support.
- Option to retain register contents in PWRDWN# state.

# 3.8 Super I/O

The super I/O is a Winbond\* PC8374L super I/O located on the ICH9 LPC bus. This device has the following features utilized on the Snow Hill:

- LPC rev 1.1
- Floppy Disk Controller with a Digital Data Separator
- KB and Mouse Controller (KBC)
- ACPI 2.0b Compliant
- Sensor Path\* Interface

# 3.9 GigE Controller 82541PI

The Intel<sup>®</sup> 82541 Gigabit Ethernet Controller is a single, compact component with integrated Gigabit Ethernet Media Access Controller (MAC) and Physical Layer (PHY) function. This device is interfaced to the ICH9 using PCI 32 bit/33MHz. The server board uses this device along with the integrated ICH9 MAC and external 82566 PHY to provide two Gigabit Ethernet Ports.

The device has the following features:

- Uses PCI 32 bit/33MHz PCI Interface
- IEEE802.3x compliant flow control support
- Integrated PHY for full 10/100/1000 Mbps full and half duplex operation
- On-board Microcontroller
- Wake-On LAN Support
- IPMI support for server management

# 3.10 GigE PHY

The Intel 82566 Gigabit Ethernet physical layer transceiver (PHY) is a single port device that supports the integrated ICH9 Media Access Controller (MAC) at 10 Mbps, 100 Mbps, or 1000 Mbps.

The PHY is interfaced to the ICH9 using a high-speed serial interface, the Gigabit LAN Connect Interface (GLCI). This interface operates using two capacitively coupled differential pairs; one transmit pair and one receive pair.

The PHY is also interfaced to the ICH9 using a lower frequency LAN Connect Interface (LCI). The LCI interface operates using eight single ended signals, one clock, three transmit, three receive, and one reset/sync.

The dual interface, GLCI/LCI allows the interfaces to be dynamically controlled based on the link speed. In gigabit Ethernet mode, the GLCI is used to transmit and receive data and the LCI is used for Management Data Input/Output (MDIO). For all other link speeds including no-link and power-down, the GLCI is electrically idle. In states S3 – S5 the gigabit Ethernet link will not be supported.

# 3.11 On Board Components

#### 3.11.1 Video Support

The server board includes an integrated VGA graphics engine in Integrated BMC that supports standard VGA drivers with analog display capabilities. The graphics subsystem has 8 MB memory to support the onboard video controller. The baseboard provides a standard 15-pin VGA connector at the rear of the system, in the standard ATX I/O opening area. The video controller is disabled by default in BIOS Setup when an off-board video adapter is detected in either the PCIe\* or PCI slots.

## 3.11.1.1 Video Modes

#### Table 17. Video Modes

2D Mode	Refresh Rate (Hz)	2D Video Mode Support				
		8 bpp	16 bpp	24 bpp	32 bpp	
640x480	60, 72, 75, 90, 100	Supported	Supported	Supported	Supported	
800x600	60, 70, 75, 90, 100	Supported	Supported	Supported	Supported	
1024x768	60, 72, 75, 90, 100	Supported	Supported	Supported	Supported	
1280x1024	43, 60	Supported	Supported	Supported	Supported	
1280x1024	70, 72	Supported	-	Supported	Supported	
1600x1200	60, 66	Supported	Supported	Supported	Supported	
1600x1200	76, 85	Supported	Supported	Supported	-	
3D Mode	Refresh Rate (Hz)	30	Video Mode Supp	ort with Z Buffer E		
		8 bpp	16 bpp	24 bpp	32 bpp	
640x480	60,72,75,90,100	Supported	Supported	Supported	Supported	
800x600	60,70,75,90,100	Supported	Supported	Supported	Supported	
1024x768	60,72,75,90,100	Supported	Supported	Supported	Supported	
1280x1024	43,60,70,72	Supported	Supported	_	-	
1600x1200	60,66,76,85	Supported	-	-	-	
3D Mode	Refresh Rate (Hz)	) 3D Video Mode Support with Z Buf		ort with Z Buffer D	isabled	
		8 bpp	16 bpp	24 bpp	32 bpp	
640x480	60,72,75,90,100	Supported	Supported	Supported	Supported	
800x600	60,70,75,90,100	Supported	Supported	Supported	Supported	
1024x768	60,72,75,90,100	Supported	Supported	Supported	Supported	
1280x1024	43,60,70,72	Supported	Supported	Supported	-	
1600x1200	60,66,76,85	Supported	Supported	-	_	

# 3.12 Replacing the Back-Up Battery

The lithium battery on the server board powers the RTC for up to ten years in the absence of power. When the battery starts to weaken, it loses voltage, and the server settings stored in CMOS RAM in the RTC (for example, the date and time) may be wrong. Contact your customer service representative or dealer for a list of approved devices.



## WARNING

Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the equipment manufacturer. Discard used batteries according to manufacturer's instructions.



# ADVARSEL!

Lithiumbatteri - Eksplosionsfare ved fejlagtig håndtering. Udskiftning må kun ske med batteri af samme fabrikat og type. Levér det brugte batteri tilbage til leverandøren.

#### 

Lithiumbatteri - Eksplosjonsfare. Ved utskifting benyttes kun batteri som anbefalt av apparatfabrikanten. Brukt batteri returneres apparatleverandøren.



# VARNING

Explosionsfara vid felaktigt batteribyte. Använd samma batterityp eller en ekvivalent typ som rekommenderas av apparattillverkaren. Kassera använt batteri enligt fabrikantens instruktion.



# VAROITUS

Paristo voi räjähtää, jos se on virheellisesti asennettu. Vaihda paristo ainoastaan laitevalmistajan suosittelemaan tyyppiin. Hävitä käytetty paristo valmistajan ohjeiden mukaisesti.

# 4. System BIOS

# 4.1 BIOS Identification String

The BIOS Identification string is used to uniquely identify the revision of the BIOS being used on the server. The string is formatted as follows:

BoardFamilyID.OEMID.MajorRev.MinorRev.BuildID.BuildDateTime

Where:

- BoardFamilyID = String name for this board family.
- OEMID = Three-character OEM ID. "86B" is used for Intel server boards.
- MajorRev = Two decimal digits
- MinorRev = Two decimal digits
- BuildID = Four decimal digits
- BuildDateTime = Build date and time in MMDDYYYYHHMM format:

MM = Two-digit month

DD = Two-digit day of month YYYY = Four-digit year HH = Two-digit hour using 24 hour clock MM = Two-digit minute

For example, Intel<sup>®</sup> Server Board S3200SH BIOS Build 3, generated on Jan 21, 2006 at 11:59 AM has the following BIOS ID string that will be displayed in the POST diagnostic screen:

S3200.86B.01.00.0003.012120061159

The BIOS version in the Setup Utility is displayed as:

S3200.86B.01.00.0003

The BIOS ID is used to identify the BIOS image. It is not used to designate either the board ID Snow Hill or the BIOS phase (Alpha, Beta, etc). The board ID is available in the SMBIOS type 2 structure in which the phase of the BIOS can be determined by the release notes associated with the image. The Board ID is also available via setup.

Support for INT15H, Function DA8Ch (Get BIOSID) has been removed. The BIOS ID must be read from the SMBIOS type 0 structure.

# 4.2 Logo / Diagnostic Window

The logo / diagnostic window may be in one of two forms. In quiet boot mode, a logo splash screen is displayed. In verbose mode, a system summary and diagnostic screen are displayed. The default is to display the logo in quiet boot mode. If no logo is present in the flash ROM, or if quiet boot mode is disabled in the system configuration, the summary and diagnostic screen are displayed.

The diagnostic screen consists of the following information

- BIOS ID.
- Total memory detected (total size of all installed DIMMs)
- Processor information (Intel branded string, speed, and number of physical processors identified)
- Types of keyboards detected if plugged in (P/S2 and/or USB)
- Types of mouse devices detected if plugged in (P/S 2 and/or USB)

# 4.3 BIOS Setup Utility

The BIOS setup utility is a text-based utility that allows the user to configure the system and view current settings and environment information for the platform devices. The setup utility controls the platform's built-in devices.

The BIOS setup interface consists of a number of pages or screens. Each page contains information or links to other pages. The first page in Setup displays a list of general categories as links. These links lead to pages containing specific category's configuration.

The following sections describe the look and behavior for platform setup.

## 4.3.1 Operation

BIOS Setup has the following features:

- Localization. The BIOS is only available in English.
- BIOS Setup is functional via console redirection over various terminal emulation standards. This may limit some functionality for compatibility e.g. usage of colors or some keys or key sequences or support of pointing devices.

#### 4.3.1.1 Setup Page Layout

The setup page layout is sectioned into functional areas. Each occupies a specific area of the screen and has dedicated functionality. The following table lists and describes each functional area.

#### Table 18. BIOS Setup Page Layout

Functional Area	Description
Title Bar	The title bar is located at the top of the screen and displays the title of the form (page) the user is currently viewing. It may also display navigational information.
Setup Item List	The Setup Item List is a set of controllable and informational items. Each item in the list occupies the left and center columns in the middle of the screen. The left column, the "Setup Item", is the subject of the item. The middle column, the "Option", contains an informational value or choices of the subject.
	A Setup Item may also be a hyperlink that is used to navigate form sets (pages). When it is a hyperlink, a Setup Item only occupies the "Setup Item" column.
Item Specific Help Area	The Item Specific Help area is located on the right side of the screen and contains help text for the highlighted Setup Item. Help information includes the meaning and usage of the item, allowable values, effects of the options, etc.
Keyboard Command Bar	The Keyboard Command Bar is located at the bottom right of the screen and continuously displays help for keyboard special keys and navigation keys. The keyboard command bar is context-sensitive—it displays keys relevant to current page and mode.
Status Bar	The Status Bar occupies the bottom line of the screen. This line would display the BIOS ID

### 4.3.1.2 Entering BIOS Setup

BIOS Setup is started by pressing <F2> during boot time when the OEM or Intel logo is displayed.

When Quiet Boot is disabled, there will be a message "press <F2> to enter setup" displayed on the diagnostics screen.

#### 4.3.1.3 Keyboard Commands

The bottom right portion of the Setup screen provides a list of commands that are used to navigate through the Setup utility. These commands are displayed at all times.

Each setup menu page contains a number of features. Except those used for informative purposes, each feature is associated with a value field. This field contains user-selectable parameters. Depending on the security option chosen and in effect by the password, a menu feature's value may or may not be changeable. If a value is non-changeable, the feature's value field is inaccessible. It displays as "grayed out."

The Keyboard Command Bar supports the following:

Table 19. BIOS Setup: Keyboard Command Bar
--

Key	Option	Description			
<enter></enter>	Execute Command	The <enter> key is used to activate sub-menus when the selected feature is a sub- menu, or to display a pick list if a selected option has a value field, or to select a sub-field for multi-valued features like time and date. If a pick list is displayed, the <enter> key will select the currently highlighted item, undo the pick list, and return the focus to the parent menu.</enter></enter>			
<esc></esc>	Exit	The <esc> key provides a mechanism for backing out of any field. This key will undo the pressing of the Enter key. When the <esc> key is pressed while editing any field or selecting features of a menu, the parent menu is re-entered. When the <esc> key is pressed in any sub-menu, the parent menu is re-entered. When the <esc> key is pressed in any major menu, the exit confirmation window is</esc></esc></esc></esc>			
		displayed and the user is asked whether changes can be discarded. If "No" is selected and the <enter> key is pressed, or if the <esc> key is pressed, the user is returned to where he/she was before <esc> was pressed, without affecting any existing any settings. If "Yes" is selected and the <enter> key is pressed, setup is exited and the BIOS returns to the main System Options Menu screen.</enter></esc></esc></enter>			
<b>^</b>	Select Item	The up arrow is used to select the previous value in a pick list, or the previous option in a menu item's option list. The selected item must then be activated by pressing the <enter> key.</enter>			
$\downarrow$	Select Item	The down arrow is used to select the next value in a menu item's option list, or a value field's pick list. The selected item must then be activated by pressing the <enter> key.</enter>			
$\leftrightarrow$	Select Menu	The left and right arrow keys are used to move between the major menu pages. The keys have no affect if a sub-menu or pick list is displayed.			
<tab></tab>	Select Field	The <tab> key is used to move between fields. For example, <tab> can be used to move from hours to minutes in the time item in the main menu.</tab></tab>			
-	Change Value	The minus key on the keypad is used to change the value of the current item to the previous value. This key scrolls through the values in the associated pick list without displaying the full list.			
+	Change Value	The plus key on the keypad is used to change the value of the current menu item to the next value. This key scrolls through the values in the associated pick list without displaying the full list. On 106-key Japanese keyboards, the plus key has a different scan code than the plus key on the other keyboard, but will have the same effect.			
<f9></f9>	Setup Defaults	Pressing <f9> causes the following to appear:</f9>			
		Load Optimized defaults? (Y/N)			
		If the <y> key is pressed, all Setup fields are set to their default values. If the <n> key is pressed, or if the <esc> key is pressed, the user is returned to where they were before <f9> was pressed without affecting any existing field values</f9></esc></n></y>			
<f10></f10>	Save and Exit	Pressing <f10> causes the following message to appear:</f10>			
		Save Configuration and Reset? (Y/N)			
		If the <y> key is pressed, all changes are saved and Setup is exited. If the <n> key is pressed, or the <esc> key is pressed, the user is returned to where they were before <f10> was pressed without affecting any existing values.</f10></esc></n></y>			

#### 4.3.1.4 Menu Selection Bar

The Menu Selection Bar is located at the top of the screen. It displays the major menu selections available to the user.

#### 4.3.2 Server Platform Setup Screens

The sections below describe the screens available for the configuration of a server platform. In these sections, tables are used to describe the contents of each screen. These tables follow the following guidelines:

- The text and values in the Setup Item, Options, and Help columns in the tables are displayed on the BIOS Setup screens.
- Bold text in the Options column of the tables indicates default values. These values are not displayed in bold on the setup screen. The bold text in this document is to serve as a reference point.
- The Comments column provides additional information where it may be helpful. This information does not appear in the BIOS Setup screens.
- Information in the screen shots that is enclosed in brackets (< >) indicates text that varies, depending on the option(s) installed. For example <Current Date> is replaced by the actual current date.
- Information that is enclosed in square brackets ([]) in the tables indicates areas where the user needs to type in text instead of selecting from a provided option.

#### 4.3.2.1 Main Screen

The Main screen is the screen that is first displayed when BIOS Setup is entered, unless an error has occurred. If an error has occurred, the Error Manager screen will be displayed instead.

Main	Advance d	Security	Server	Management	Boot Options	Boot Manager	-
Loggo	d in an <adm< th=""><th>inistrator or L</th><th>0.012</th><th></th><th></th><th></th><th></th></adm<>	inistrator or L	0.012				
Platfor		inistrator or U		<platform identifi<="" td=""><th>ication String&gt;</th><td></td><td>1</td></platform>	ication String>		1
BIOS	Version		:	S3200X38.86B.x	x.yy.zzz		
Build	Date			<mm dd="" yyyy=""></mm>			
Proces Intel®	ssor Xeon® CPU						-
Core F	requency			<current operati<="" td=""><th>ng Frequency&gt;</th><td></td><td></td></current>	ng Frequency>		
Memo	ry						
Size				<how men<="" much="" td=""><th>nory is installed&gt;</th><td></td><td></td></how>	nory is installed>		
Quiet I	Boot			Enabled/Disable	d		
	Error Pause			Enabled/Disable			
Systen				<current date=""></current>			
Systen	n Time		·	<current time=""></current>			

## Figure 11. Setup Utility — Main Screen Display

Setup Item	Options	Help Text	Comments
Logged in as			Information only. Displays password level that setup is running in, Administrator or User. With no passwords set Administrator is the default mode.
Platform ID			Information only. Displays the Platform ID. (example:)
System BIOS			
Version			Information only. Displays the current BIOS version.
			xx = major version
			yy = minor version
			zzzz = build number
Build Date			Information only. Displays the current BIOS build date.
Processor			
<id from="" string="" the<br="">Processor&gt;</id>			<b>Information only</b> . Displays Intel processor name and the speed of the CPU. This information is retrieved from the processor.
Core Frequency			<b>Information only</b> . Displays the current speed of the boot processor in GHz or MHz.
Count			Information only. Number of physical processors detected.
Memory			
Size			<b>Information only.</b> Displays the total physical memory installed in the system, in MB or GB. The term physical memory indicates the total memory discovered in the form of installed DIMMs.
Quiet Boot	Enabled Disabled	[Enabled] – Display the logo screen during POST. [Disabled] – Display the diagnostic	
	Enabled	screen during POST.	The DOST error pause will take the
POST Error Pause	Enabled Disabled	[Enabled] – Go to the Error Manager for critical POST errors. [Disabled] – Attempt to boot and do not go to the Error Manager for critical POST errors.	The POST error pause will take the system to the error manager to review the errors when Major errors occur. Minor and Fatal error displays are not affected by this setting. See <u>section</u> 7.3.3 for more information.

## Table 20. Setup Utility — Main Screen Fields

Setup Item	Options	Help Text	Comments
System Date	[Day of week MM/DD/YYYY]	System Date has configurable fields for Month, Day, and Year.	
		Use [Enter] or [Tab] key to select the next field.	
		Use [+] or [-] key to modify the selected field.	
System Time	[HH:MM:SS]	System Time has configurable fields for Hours, Minutes, and Seconds.	
		Hours are in 24-hour format.	
		Use [Enter] or [Tab] key to select the next field.	
		Use [+] or [-] key to modify the selected field.	

#### 4.3.2.2 Advanced Screen

The Advanced screen provides an access point to configure several options. On this screen, the user selects the option that is to be configured. Configurations are performed on the selected screen, not directly on the Advanced screen.

To access this screen from the Main screen, press the right arrow until the Advanced screen is chosen.




Figure 12. Setup Utility — Advanced Screen Display

Setup Item	Options	Help Text	Comments
Processor Configuration		View/Configure processor information and settings.	
Memory Configuration		View/Configure memory information and settings.	
SATA Controller Configuration		View/Configure SATA Controller information and settings.	
Serial Port Configuration		View/Configure serial port information and settings.	
USB Configuration		View/Configure USB information and settings.	
PCI Configuration		View/Configure PCI information and settings.	
System Acoustic and Performance Configuration		View/Configure system acoustic and performance information and settings.	

#### Table 21. Setup Utility — Advanced Screen Display Fields

## 4.3.2.2.1 Processor Screen

The Processor screen provides a place for the user to view the processor core frequency, system bus frequency, and enable or disable several processor options. The user can also select an option to view information about a specific processor.

To access this screen from the Main screen, select Advanced | Processor.

Advanced		
Processor Configuration		
Processor Family Core Frequency Maximum Frequency System Bus Frequency L2 Cache Size Processor Stepping CPUID Register	<string from="" processor=""> <current frequency="" processor=""> <maximum possible="" processor="" speed=""> <current frequency="" fsb=""> <size cache="" of="" the=""> <stepping #="" of="" processor="" this=""> <cpuid></cpuid></stepping></size></current></maximum></current></string>	
Enhanced Intel® SpeedStep Tech	Enabled / Disabled	
Core Multi-processing	Enabled / Disabled	
Intel® Virtualization Technology	Enabled/ Disabled	
Execute Disable Bit	Enabled / Disabled	

Figure 13. Setup Utility — Processor Configuration Screen Display

Setup Item	Options	Help Text	Comments
Processor Family			Information only. Identifies family or generation of the processor.
Core Frequency			Information only. Frequency at which processors currently run.
Maximum Frequency			Information only. Maximum frequency the processor core supports.
System Bus Frequency			Information only. Current frequency of the processor front side bus.
L2 Cache RAM			Information only. Size of the processor L2 cache.
Processor Stepping			Information only. Stepping number of the processor.
CPUID Register			Information only. CPUID register value identifies details about the processor family, model, and stepping.

#### Table 22. Setup Utility — Processor Configuration Screen Fields

Setup Item	Options	Help Text	Comments
Enhanced Intel® SpeedStep Technology	Enabled Disabled	Enhanced Intel SpeedStep® Technology allows the system to dynamically adjust processor voltage and core frequency, which can result in decreased average power consumption and decreased average heat production.	
		Contact your OS vendor regarding OS support of this feature.	
Core Multi-processing	Enabled Disabled	Core Multi-processing sets the state of logical processor cores in a package. [Disabled] sets only logical processor core 0 as enabled in each processor package. Note: If disabled, Hyper-Threading Technology will also be automatically	
	Franklad	disabled."	
Intel® Virtualization Technology	Enabled Disabled	Intel® Virtualization Technology allows a platform to run multiple operating systems and applications in independent partitions.	
		Note: A change to this option requires the system to be powered off and then back on before the setting will take effect.	
Execute Disable Bit	Enabled Disabled	Execute Disable Bit can help prevent certain classes of malicious buffer overflow attacks. Contact your OS vendor regarding OS support of this feature.	

## 4.3.2.2.2 Memory Screen

The Memory screen provides a place for the user to view details about the system memory DIMMs that are installed. On this screen, the user can select an option to open the Configure Memory RAS and Performance screen.

To access this screen from the Main screen, select Advanced | Memory.

Advanced		
Memory Configuration		
Total Memory	<total in="" installed="" memory="" physical="" system=""></total>	_
Effective Memory	<total effective="" memory=""></total>	
Current Configuration	< Single Channel/Dual Channel >	
Current Memory Speed	<speed at.="" installed="" is="" memory="" running="" that=""></speed>	
		1
DIMM Information		
DIMM_A1	Installed/Not Installed/Failed	
DIMM_A2	Installed/Not Installed/Failed	
DIMM_B1	Installed/Not Installed/Failed	
DIMM_B2	Installed/Not Installed/Failed	
Memory Correction	ECC/Non-ECC	

## Figure 14. Setup Utility — Memory Configuration Screen Display

Setup Item	Options	Help Text	Comments
Total Memory			<b>Information only</b> . The amount of memory available in the system in the form of installed DIMMs, in units of MB or GB.
Effective Memory			<b>Information only</b> . The amount of memory available to the operating system in MB or GB.
			The Effective Memory is the difference between Total Physical Memory and the sum of all memory reserved for internal usage. This difference includes the sum of all DIMMs that failed Memory Test during POST.
Current Configuration			<b>Information only</b> . Displays one of the following:
			• <b>Dual Channel</b> : System memory is configured for optimal performance and efficiency.
			• <b>Single Channel</b> : System memory is functioning in a special, reduced efficiency mode.

# Table 23. Setup Utility — Memory Configuration Screen Fields

Setup Item	Options	Help Text	Comments
Current Memory Speed			<b>Information only</b> . Displays speed the memory is running at.
DIMM_#			Displays the state of each DIMM socket present on the board. Each DIMM socket field reflects one of the following possible states:
			<b>Installed</b> : There is a DIMM installed in this slot.
			<b>Not Installed</b> : There is no DIMM installed in this slot.
			<b>Failed</b> : The DIMM installed in this slot is faulty / malfunctioning.
Memory Correction	ECC		
	Non-ECC		

#### 4.3.2.2.3 SATA Controller Screen

The ATA Controller screen provides fields to configure SATA hard disk drives. It also provides information on the hard disk drives that are installed.

To access this screen from the Main screen, select Advanced | SATA Controller.

Advanced	
SATA Controller Configura	ation
Onboard SATA Controller	Enabled / Disabled
Configure SATA as	IDE / AHCI/ RAID
► SATA Port 0	Not Installed/ <drive info.=""></drive>
SATA Port 1	Not Installed/ <drive info.=""></drive>
SATA Port 2	Not Installed/ <drive info.=""></drive>
SATA Port 3	Not Installed/ <drive info.=""></drive>
SATA Port 4	Not Installed/ <drive info.=""></drive>
► SATA Port 5	Not Installed/ <drive info.=""></drive>

Figure 15. Setup Utility — ATA Controller Configuration Screen Display

Setup Item	Options	Help Text	Comments
Onboard SATA Controller	Enabled Disabled	Onboard Serial ATA (SATA) controller.	When enabled, the SATA controller can be configured in RAID Mode.
Configure SATA as	SATA RAID IDE	[AHCI] – The SATA drives will be set to work as independent SATA drives [RAID] - SATA controller will be in RAID mode and the Intel® RAID for Serial ATA option ROM will execute. [IDE] – The SATA drives will be set to work as independent SATA drives	When RAID is selected, no SATA drive information is displayed.
SATA Port 0	< Not Installed / Drive information>		Information only; Unavailable when RAID Mode is enabled.
SATA Port 1	< Not Installed / Drive information>		<b>Information only</b> ; This field is unavailable when RAID Mode is enabled.
SATA Port 2	< Not Installed / Drive information>		<b>Information only</b> ; This field is unavailable when RAID Mode is enabled.
SATA Port 3	< Not Installed / Drive information>		Information only; This field is unavailable when RAID Mode is enabled.
SATA Port 4	< Not Installed / Drive information>		<b>Information only</b> ; This field is only available when AHCI Mode is enabled.
SATA Port 5	< Not Installed / Drive information>		<b>Information only</b> ; This field is only available when AHCI Mode is enabled.

#### Table 24. Setup Utility — ATA Controller Configuration Screen Fields

## 4.3.2.2.4 Serial Ports Screen

The Serial Ports screen provides fields to configure the Serial A [COM 1] and Serial B [COM2].

To access this screen from the Main screen, select Advanced | Serial Port.

Advanced	
Serial Port Configuration	
Serial A Enable	Enabled/Disabled
Address	3F8h / 2F8h / 3E8h / 2E8h
IRQ	3 or 4
Serial B Enable	<b>Enabled</b> /Disabled
Address	3F8h / <b>2F8h</b> / 3E8h / 2E8h
IRQ	<b>3</b> or 4

### Figure 16. Setup Utility — Serial Port Configuration Screen Display

Setup Item	Options	Help Text	Comments
Serial A	Enabled	Enable or Disable Serial port A.	
Enable	Disabled		
Address	3F8h	Select Serial port A base I/O address.	
	2F8h		
	3E8h		
	2E8h		
IRQ	3	Select Serial port A base interrupt request (IRQ)	
	4	line.	
Serial B	Enabled	Enable or Disable Serial port B.	
Enable	Disabled		
Address	3F8h	Select Serial port B base I/O address.	
	2F8h		
	3E8h		
	2E8h		
IRQ	3	Select Serial port B base interrupt request (IRQ)	
	4	line.	

#### Table 25. Setup Utility — Serial Ports Configuration Screen Fields

## 4.3.2.2.5 USB Configuration Screen

The USB Configuration screen provides fields to configure the USB controller options.

To access this screen from the Main screen, select Advanced | USB Configuration.

Advanced	
USB Configuration	
Detected USB Devices	
<total devices="" in="" system="" usb=""></total>	· · · · · · · · · · · · · · · · · · ·
USB Controller	Enabled / Disabled
Legacy USB Support	Enabled / Disabled / Auto
-	
USB Mass Storage Device Configuration	
Device Reset timeout	10 sec / <b>20 sec</b> / 30 sec / 40 sec
Observe Englation	
Storage Emulation	Auto / Elenny/Ecroed EDD/Hard Dial//CD DOM
<mass device="" devices="" line="" one="" storage=""></mass>	Auto / Floppy/Forced FDD/Hard Disk/CD-ROM
USB 2.0 controller	Enabled / Disabled

Figure 17. Setup Utility — USB Controller Configuration Screen Display

Setup Item	Options	Help Text	Comments
Detected USB Devices			Information only: shows number of USB devices in system
USB Controller	Enabled Disabled	[Enabled] - All onboard USB controllers will be turned on and accessible by the OS.	
		[Disabled] - All onboard USB controllers will be turned off and inaccessible by the OS.	
Legacy USB Support	Enabled Disabled	PS/2 emulation for USB keyboard and USB mouse devices.	
	Auto	[Auto] - Legacy USB support will be enabled if a USB device is attached.	
Device Reset	10 sec	USB Mass storage device Start Unit command timeout.	
timeout	20 sec		
	30 sec		
	40 sec		
Storage Emulation	on		Header for next line.
One line for each mass storage device in system	Auto Floppy Forced FDD Hard Disk CD-ROM	[Auto] - USB devices less than 530MB will be emulated as floppy. [Forced FDD] - HDD formatted drive will be emulated as FDD (e.g., ZIP drive).	This setup screen can show a maximum of 8 devices on this screen. If more than 8 devices are installed in the system, the 'USB Devices Enabled' will show the correct count, but only the first 8 devices can be displayed here.
USB 2.0 controller	Enabled Disabled	Onboard USB ports will be enabled to support USB 2.0 mode.	
		Contact your OS vendor regarding OS support of this feature.	

## Table 26. Setup Utility — USB Controller Configuration Screen Fields

## 4.3.2.2.6 PCI Screen

The PCI Screen provides fields to configure PCI add-in cards, the onboard NIC controllers, and video options.

To access this screen from the Main screen, select Advanced | PCI.

Advanced	
PCI Configuration	
Dual Monitor Video	Enabled / <b>Disabled</b>
Onboard NIC ROM	Enabled / Disabled
-	
NIC 1 MAC Address	<mac #=""></mac>
NIC 2 MAC Address	<mac #=""></mac>

#### Figure 18. Setup Utility — PCI Configuration Screen Display

Setup Item	Options	Help Text	Comments
Dual Monitor Video	Enabled	Both the onboard video controller and an add-in	
	Disabled	video adapter will be enabled for system video. The onboard video controller will be the primary video device.	
Onboard NIC ROM	Enabled	Load the embedded option ROM for the onboard	
	Disabled	network controllers.	
		Warning: If [Disabled] is selected, NIC1 and NIC2 cannot be used to boot or wake the system.	
NIC 1 MAC Address	No entry allowed		Information only. 12 hex digits of the MAC address.
NIC 2 MAC Address	No entry allowed		Information only. 12 hex digits of the MAC address.

Table 27	. Setup Utility –	- PCI Configuration Screen Fields
----------	-------------------	-----------------------------------

## 4.3.2.3 Security Screen

The Security screen provides fields to enable and set the user and administrative password and to lockout the front panel buttons so they cannot be used.

To access this screen from the Main screen, select the Security option.

Main	Advanced	Security	Server Management	Boot Options	Boot Manager
Adminis	strator Passwor	d Status	<installed insta<="" not="" td=""><td>alled&gt;</td><td></td></installed>	alled>	
User Pa	assword Status		<installed insta<="" not="" td=""><td>alled&gt;</td><td></td></installed>	alled>	
Set Adr	ministrator Pass	sword	[1234abcd]		
Set User Password		[1234abcd]			
Front P	anel Lockout		Enabled/Disabled		

## Figure 19. Setup Utility — Security Configuration Screen Display

Setup Item	Options	Help Text	Comments
Administrator Password	<installed< td=""><td>•</td><td>Information only. Indicates</td></installed<>	•	Information only. Indicates
Status	Not Installed>		the status of administrator password.
User Password Status	<installed< td=""><td></td><td>Information only. Indicates</td></installed<>		Information only. Indicates
	Not Installed>		the status of user password.
Set Administrator Password	[123abcd]	Administrator password is used to control change access in BIOS Setup Utility. Only alphanumeric characters can be used. Maximum length is 7 characters. It is not case sensitive.	This option is only to control access to setup. Administrator has full access to all setup items. Clearing the Admin password will also clear the
		<b>Note</b> : Administrator password must be set in order to use the user account.	user password.
Set User Password	[123abcd]	User password is used to control entry access to BIOS Setup Utility.	Available only if Administrator Password is
		Only alphanumeric characters can be used. Maximum length is 7 characters. It is not case sensitive.	installed. This option only protects setup. User password only has limited
		Note: Removing the administrator password will also automatically remove the user password.	access to setup items.
Front Panel Lockout	Enabled	Locks the power button and reset button	
	Disabled	on the system's front panel. If [Enabled] is selected, power and reset must be controlled via a system management interface.	

## Table 28. Setup Utility — Security Configuration Screen Fields

### 4.3.2.4 Server Management Screen

The Server Management screen provides fields to configure several server management features. It also provides an access point to the screens for configuring console redirection and displaying system information.

To access this screen from the Main screen, select the Server Management option.

Main	Advance d	Security	Server Management	Boot Options	Boot Manager
Assert N	MI on SERR		Enabled / Disabled		
Assert N	MI on PERR		Enabled / Disabled		
Resume	on AC Power	Loss	Stay Off /Last state/	Reset	
Clear Sy	stem Event Lo	og	Enabled / Disabled		
FRB-2 E	nable		Enabled / Disabled		
O/S Boo	t Watchdog Ti	mer	Enabled / Disabled		
O/S Boo	t Watchdog Ti	mer Policy	Power off / Reset		
O/S Boo	t Watchdog Ti	mer Timeout	5 minutes / 10 minu	t <b>es</b> / 15 minutes /	20 minutes
	ole Redirection	ו			
Syste	m Information				

Figure 20. Setup Utility — Server Management Configuration Screen Display

Table 29. Setup Utility –	– Server Management	<b>Configuration Screen Fields</b>
---------------------------	---------------------	------------------------------------

Setup Item	Options	Help Text	Comments
Assert NMI on SERR	Enabled	On SERR, generate an NMI and log an error.	
	Disabled	Note: [Enabled] must be selected for the Assert NMI on PERR setup option to be visible.	
Assert NMI on PERR	Enabled	On PERR, generate an NMI and log an error.	
	Disabled	Note: This option is only active if the Assert NMI on SERR option is [Enabled] selected."	
Resume on AC Power	Stay Off	System action to take on AC power loss recovery.	
Loss	Last state	[Stay Off] - System stays off.	
	Reset	[Last State] - System returns to the same state before the AC power loss.	
		[Reset] - System powers on.	

Setup Item	Options	Help Text	Comments
Clear System Event Log	Enabled Disabled	Clears the System Event Log. All current entries will be lost.	
		<b>Note</b> : This option will be reset to [Disabled] after a reboot.	
FRB-2 Enable	Enabled	Fault Resilient Boot (FRB).	
	Disabled	BIOS programs the BMC watchdog timer for approximately 6 minutes. If BIOS does not complete POST before the timer expires, the BMC will reset the system.	
O/S Boot Watchdog Timer	Enabled Disabled	BIOS programs the watchdog timer with the timeout value selected. If the OS does not complete booting before the timer expires, the BMC will reset the system and an error will be logged.	
		Requires OS support or Intel Management Software.	
O/S Boot Watchdog Timer Policy	Power Off Reset	If the OS watchdog timer is enabled, this is the system action taken if the watchdog timer expires.	
-	T COCT	[Reset] - System performs a reset.	
		[Power Off] - System powers off.	
O/S Boot Watchdog Timer Timeout	5 minutes 10 minutes 15 minutes	If the OS watchdog timer is enabled, this is the timeout value BIOS will use to configure the watchdog timer.	
	20 minutes		
Console Redirection		View/Configure console redirection information and settings.	Takes user to Console Redirection Screen.
System Information		View system information	Takes user to System Information Screen.

## 4.3.2.4.1 Console Redirection Screen

The Console Redirection screen provides a way to enable or disable console redirection and to configure the connection options for this feature.

To access this screen from the Main screen, select Server Management. Select the Console Redirection option from the Server Management screen.

	Server Management
Console Redirection	
Console Redirection	Disabled / Serial A / Serial B
	Disableu / Selial A / Selial D
Flow Control	None / RTS/CTS
Baud Rate	9.6k / 19.2k / 38.4k / 57.6k / <b>115.2k</b>
Terminal Type	PC-ANSI / <b>VT100</b> / VT100+ / VT-UTF8
Legacy OS Redirection	Disabled / Enabled

## Figure 21. Setup Utility — Console Redirection Screen Display

Setup Item	Options	Help Text	Comments
Console Redirection	Disabled	Console redirection allows a serial port to be used for	
	Serial A	server management tasks.	
	Serial B	[Disabled] - No console redirection.	
		[Serial Port A] - Configure serial port A for console redirection.	
		[Serial Port B] - Configure serial port B for console redirection.	
		Enabling this option will disable display of the Quiet Boot logo screen during POST.	
Flow Control	None	Flow control is the handshake protocol.	
	RTS/CTS	Setting must match the remote terminal application.	
		[None] - Configure for no flow control.	
		[RTS/CTS] - Configure for hardware flow control.	
Baud Rate	9600	Serial port transmission speed. Setting must match	
	19.2K	the remote terminal application.	
	38.4K		
	57.6K		
	115.2K		
Terminal Type	PC-ANSI	Character formatting used for console redirection.	
	VT100	Setting must match the remote terminal application.	
	VT100+		
	VT-UTF8		
Legacy OS	Disabled	This option will enable legacy OS redirection (i.e.,	
Redirection	Enabled	DOS) on serial port. If it is enabled the associated serial port will be hidden from the legacy OS.	

## Table 30. Setup Utility — Console Redirection Configuration Fields

### 4.3.2.5 Server Management System Information Screen

The Server Management System Information screen provides a place to see part numbers, serial numbers, and firmware revisions.

To access this screen from the Main screen, select Server Management. Select the System Information option from the Server Management screen.

	Server Management
System Information	
Board Part Number	
Board Serial Number	
System Part Number	
System Serial Number	
Chassis Part Number	
Chassis Serial Number	
BMC Firmware Revision	
HSC Firmware Revision	
SDR Revision	
UUID	

#### Figure 22. Setup Utility — Server Management System Information Screen Display

#### Table 31. Setup Utility — Server Management System Information Fields

Setup Item	Options	Help Text	Comments
Board Part Number			Information Only
Board Serial Number			Information Only
System Part Number			Information Only
System Serial Number			Information Only
Chassis Part Number			Information Only
Chassis Serial Number			Information Only
BMC Firmware Revision			Information Only
HSC Firmware Revision			Information Only
SDR Revision			Information Only
UUID			Information Only

#### 4.3.2.6 Boot Options Screen

The Boot Options screen displays any bootable media encountered during POST, and allows the user to configure desired boot device.

To access this screen from the Main screen, select Boot Options.

Main Advance Security Se	erver Management	Boot Options	Boot Manager
Boot Timeout	<0 - 65535	>	-
Boot Option #1 Boot Option #2 Boot Option #x	<available< th=""><th>e Boot devices&gt; e Boot devices&gt; e Boot devices&gt;</th><th></th></available<>	e Boot devices> e Boot devices> e Boot devices>	
Boot Option Retry	Enabled / I	Disabled	
Hard Disk Order CDROM Order			
Floppy Order Network Device Order BEV Device Order			

Figure 23. Setup Utility — Boot Options Screen Display

Setup Item	Options	Help Text	Comments
Boot Timeout	<b>0</b> - 65535	The number of seconds BIOS will pause at the end of POST to allow the user to press the [F2] key for entering the BIOS Setup Utility.	After entering the desired timeout, press enter to register that timeout value to the system. These settings are in
		Valid values are 0-65535. Zero is the default. A value of 65535 will cause the system to go to the Boot Manager menu and wait for user input for every system boot.	seconds.
Boot Option #x	Available boot devices.	Set system boot order by selecting the boot option for this position.	
Boot Option Retry	Enabled Disabled	This will continually retry NON-EFI based boot options without waiting for user input.	

#### Table 32. Setup Utility — Boot Options Screen Fields

Setup Item	Options	Help Text	Comments
Hard Disk Order		Set hard disk boot order by selecting the boot option for this position.	Appears when more than 1 hard disk drive is in the system.
CDROM Order		Set CDROM boot order by selecting the boot option for this position.	Appears when more than 1 CDROM drive is in the system.
Floppy Order		Set floppy disk boot order by selecting the boot option for this position.	Appears when more than 1 floppy drive is in the system.
Network Device Order		Set network device boot order by selecting the boot option for this position. Add-in or onboard network devices with a PXE option ROM are two examples of network boot devices.	Appears when more than 1 of these devices is available in the system.
BEV Device Order		Set the Bootstrap Entry Vector (BEV) device boot order by selecting the boot option for this position.	Appears when more than 1 of these devices is available in the system.
		BEV devices require their own proprietary method to load an OS using a bootable option ROM. BEV devices are typically found on remote program load devices.	

## 4.3.2.6.1 Hard Disk Order Screen

The Hard Disk Order screen provides a way to control the hard disks.

To access this screen from the Main screen, select Boot Options | Hard Disk Order.

	Boot Options	
Hard Disk #1	< Available Hard Disks >	
Hard Disk #2	< Available Hard Disks >	

## Figure 24. Setup Utility — Hard Disk Order Screen Display

Table 33. Setup Utility — Hard Disk Order Fields	
Table 55. Setup Otility — Hard Disk Order Fields	

Setup Item	Options	Help Text	Comments
Hard Disk #1	Available hard disks	Set hard disk boot order by selecting the boot option for this position.	
Hard Disk #2	Available hard disks	Set hard disk boot order by selecting the boot option for this position.	

#### 4.3.2.6.2 CDROM Order Screen

The CDROM Order screen provides a way to control the CDROM devices.

To access this screen from the Main screen, select Boot Options | CDROM Order.

	Boot Options
CDROM #1	<available cdrom="" devices=""></available>
CDROM #2	<available cdrom="" devices=""></available>

#### Figure 25. Setup Utility — CDROM Order Screen Display

#### Table 34. Setup Utility — CDROM Order Fields

Setup Item	Options	Help Text	Comments
CDROM #1	Available CDROM devices	Set CDROM boot order by selecting the boot option for this position.	
CDROM #2	Available CDROM devices	Set CDROM boot order by selecting the boot option for this position.	

### 4.3.2.6.3 Floppy Order Screen

The Floppy Order screen provides a way to control the floppy drives.

To access this screen from the Main screen, select Boot Options | Floppy Order.

	Boot Options
Floppy Disk #1	<available disk="" floppy=""></available>
Floppy Disk #2	<available disk="" floppy=""></available>

#### Figure 26. Setup Utility — Floppy Order Screen Display

Setup Item	Options	Help Text	Comments
Floppy Disk #1	Available floppy disk	Set floppy disk boot order by selecting the boot option for this position.	
Floppy Disk #2	Available floppy disk	Set floppy disk boot order by selecting the boot option for this position.	

#### Table 35. Setup Utility — Floppy Order Fields

## 4.3.2.6.4 Network Device Order Screen

The Network Device Order screen provides a way to control the Network bootable devices.

To access this screen from the Main screen, select Boot Options | Network Device Order.

		Boot Options
	: #1	<available devices="" network=""></available>
<available devices="" network=""></available>		
	: #2	<available devices<="" network="" td=""></available>

## Figure 27. Setup Utility — Network Device Order Screen Display

Setup Item	Options	Help Text	Comments
Network Device #1	Available network devices	Set network device boot order by selecting the boot option for this position. Add-in or onboard network devices with a PXE option ROM are two examples of network boot devices.	
Network Device #2	Available network devices	Set network device boot order by selecting the boot option for this position. Add-in or onboard network devices with a PXE option ROM are two examples of network boot devices.	

#### Table 36. Setup Utility — Network Device Order Fields

## 4.3.2.6.5 BEV Device Order Screen

The BEV Device Order screen provides a way to control the BEV bootable devices.

To access this screen from the Main screen, select Boot Options | BEV Device Order.

vailable BEV devices>	
<available bev="" devices=""></available>	
A	

#### Figure 28. Setup Utility — BEV Device Order Screen Display

Setup Item	Options	Help Text	Comments
BEV Device #1	Available BEV devices	Set the Bootstrap Entry Vector (BEV) device boot order by selecting the boot option for this position.	
		BEV devices require their own proprietary method to load an OS using a bootable option ROM. BEV devices are typically found on remote program load devices.	
BEV Device #2	Available BEV devices	Set the Bootstrap Entry Vector (BEV) device boot order by selecting the boot option for this position.	
		BEV devices require their own proprietary method to load an OS using a bootable option ROM. BEV devices are typically found on remote program load devices.	

#### Table 37. Setup Utility — BEV Device Order Fields

## 4.3.2.7 Boot Manager Screen

The Boot Manager screen displays a list of devices available to boot from, and allows the user to select a boot device for this boot.

To access this screen from the Main screen, select Boot Manager.

Main	Advance d	Security	Server Management	Boot Options	Boot Manager
	[EFI Shell]				
	<boot device<="" td=""><th>#1&gt;</th><td></td><td></td><td></td></boot>	#1>			
	<boot option<="" td=""><th>#x&gt;</th><td></td><td></td><td></td></boot>	#x>			

Figure 29. Setup Utility — Boot Manager Screen Display

Setup Item	Options	Help Text	Comments
Launch EFI Shell		Select this option to boot now.	
		<b>Note</b> : This list is not the system boot option order. Use the Boot Options menu to view and configure the system boot option order.	
Boot Device #x		Select this option to boot now.	
		<b>Note</b> : This list is not the system boot option order. Use the Boot Options menu to view and configure the system boot option order.	

### 4.3.2.8 Error Manager Screen

The Error Manager screen displays any errors encountered during POST.

Error Manager	Exit	
ERROR CODE	SEVERITY	INSTANCE

#### Figure 30. Setup Utility — Error Manager Screen Display

Setup Item	Options	Help Text	Comments
Displays System Errors			Information only. Displays errors that
			occurred during this POST.

#### Table 39. Setup Utility — Error Manager Screen Fields

#### 4.3.2.9 Exit Screen

The Exit screen allows the user to choose to save or discard the configuration changes made on the other screens. It also provides a method to restore the server to the factory defaults or to save or restore a set of user defined default values. If Restore Defaults is selected, the default settings, noted in bold in the tables in this chapter, will be applied. If Restore User Default Values is selected, the system is restored to the default values that the user saved earlier, instead of being restored to the factory defaults.



Figure 31. Setup Utility — Exit Screen Display

Setup Item	Help Text	Comments
Save Changes and Exit	Exit BIOS Setup Utility after saving changes. The system will reboot if required.	User is prompted for confirmation only if any of the setup fields were
	The [F10] key can also be used.	modified.
Discard Changes and Exit	Exit BIOS Setup Utility without saving changes. The [Esc] key can also be used.	User is prompted for confirmation only if any of the setup fields were modified.
Save Changes	Save changes without exiting BIOS Setup Utility.	User is prompted for confirmation only if any of the setup fields were
	<b>Note</b> : Saved changes may require a system reboot before taking effect.	modified.

#### Table 40. Setup Utility — Exit Screen Fields

Setup Item	Help Text	Comments
Discard Changes	Discard changes made since the last save changes operation was performed.	User is prompted for confirmation only if any of the setup fields were modified.
Load Default Values	Load factory default values for all BIOS Setup Utility options.	User is prompted for confirmation.
	The [F9] key can also be used.	
Save as User Default Values	Save current BIOS Setup Utility values as custom user default values. If needed, the user default values can be restored via the Load User Default Values option below.	User is prompted for confirmation.
	<b>Note</b> : Clearing CMOS or NVRAM will cause the user default values to be reset to the factory default values.	
Load User Default Values	Load user default values.	User is prompted for confirmation.

## 4.3.2.9.1 Fan Speed Control Methodology

Intel<sup>®</sup> Server Boards S3200SH and S3210SH have an integrated BMC, which provides advanced fan speed control features compared to previous platforms. The integrated BMC FW and FRUSDR provide HW monitoring, fan speed control, and system management features.

Intel released FRUSDRs will contain the fan speed control support for Intel server chassis by default. The supported chassis are:

- Intel<sup>®</sup> Server Chassis SR1530
- Intel<sup>®</sup> Entry Server Chassis SC5299-UP

For any third party non-Intel chassis, if a customer wants to implement similar fan speed control to the system fans attached inside the third party chassis, they need to edit the master.cfg file included in the FRUSDR update package. The FRUSDR will manage the system fans to work at the speed that the customer inputs.

Intel will publish a third party chassis fan speed control white paper to guide customers on how to edit the master.cfg file to have fan speed control functions for the third party chassis. Without doing so, the third party chassis fan speed cannot be controlled as the FRUSDR does not recognize the fans, and does not know what speed the fans should operate at under which environment temperatures.

## 4.4 Loading BIOS Defaults

Different mechanisms exist for resetting the system configuration to the default values. When a request to reset the system configuration is detected, the BIOS loads the default system configuration values during the next POST. The request to reset the system to the defaults can be sent in the following ways:

- A request to reset the system configuration can be generated using the BIOS System Configuration Utility (Setup).
- A reset system configuration request can be generated by moving the clear system configuration jumper.

## 4.5 Multiple Boot Blocks

Two boot blocks are available on this server board.

Multiple Boot Blocks fault tolerant realization requires BIOS to: 1) recognize the second boot block and dispatch modules within it; 2) provide flash update interface (for utility) that has fault-tolerant flash update algorithm embedded, by which at any time point, there always exists a set of boot blocks that could recover the system back if the flash update is failed.

## 4.6 Recovery Mode

The recovery process can be initiated by setting the recovery jumper (called force recovery).

A BIOS recovery can be accomplished from SATA CD and USB Mass Storage device. Please note that recovery from USB floppy is not supported on this platform. SATA CD image for recovery is created using El-Torito format image (which is bootable).

The recovery media must contain the image file: FV\_MAIN.FV, under the root directory. And also the following files:

- 1. IFLASH32.EFI
- 2. \*.CAP
- 3. Startup.nsh

The BIOS starts the recovery process by first loading and booting to the recovery image file (FV\_MAIN.FV) on the root directory of the recovery media (SATA CD or USB disk). This process takes place before any video or console is available. Once the system boots to this recovery image file (FV\_MAIN.FV), it would boot automatically into EFI Shell and invoke the Startup.nsh. and the flash update application (IFLASH32.EFI). IFLASH32.EFI requires the supporting BIOS Capsule image file (\*.CAP). At last, there would have two short beeps indicating the completion of the recovery. User should switch the recovery jumper back to normal operation and restart the system by doing power cycle.

The following steps illustrate the recovery process:

- 1. Power off the system, Insert recovery media.
- 2. Switch the recovery jumper.
- 3. Power on the system.
- 4. The BIOS POST screen will appear and display the progress, and system would automatically boot to the EFI SHELL.
- 5. The Startup.NSH file will be automatically invoked. It will initiate the flash update (IFLASH32.EFI) with new capsule file (\*.CAP). The message will be displayed if flash update succeeds.
- 6. Once the flash update is complete, two beeps will be heard. Power off the system, and revert the recovery jumper back to normal operation.
- 7. Power on the system. "DON'T INTERRUPT THE POST PROCESS AT THE FIRST BOOT".

# 4.7 Intel<sup>®</sup> Matrix Storage Manager

Intel<sup>®</sup> Matrix Storage Manager provides software support for high-performance Serial ATA RAID 0 arrays, fault-tolerant Serial ATA RAID 1 arrays, high capacity and fault-tolerant Serial ATA RAID 5 arrays and high performance and fault-tolerant Serial ATA RAID 10 arrays on select supported chipsets using select operating systems. Intel<sup>®</sup> Matrix Storage Manager is the software that enables Intel<sup>®</sup> Matrix Storage Technology.

For detailed information and supported OSes, please refer to the following website: <u>http://support.intel.com/support/chipsets/imsm/</u>

## 4.8 Intel<sup>®</sup> Embedded Server RAID Technology II Support

The onboard storage capability of this server board includes support for Intel<sup>®</sup> Embedded Server RAID Technology, which provides three standard software RAID levels: data striping (RAID Level 0), data mirroring (RAID Level 1), and data striping with mirroring (RAID Level 10). For higher performance, data striping can be used to alleviate disk bottlenecks by taking advantage of the dual independent DMA engines that each SATA port offers. Data mirroring is used for data security. Should a disk fail, a mirrored copy of the failed disk is brought online. There is no loss of either PCI resources (request/grant pair), or add-in card slots.

For detailed information and supported OSes, please refer to the following website: <u>http://support.intel.com/support/chipsets/imsm/</u>

# 5. Error Reporting and Handling

This chapter defines following error handling features:

- Error Handling and Logging
- Error Messages and Beep Codes

## 5.1 Error Handling and Logging

This section defines how errors are handled by the system BIOS. In addition, error-logging techniques are described and beep codes for errors are defined.

## 5.1.1 Error Sources and Types

One of the major requirements of server management is to correctly and consistently handle system errors. System errors that can be enabled and disabled individually or as a group can be categorized as follows:

- PCI bus
- Memory single- and multi-bit errors
- Errors detected during POST, logged as POST errors

The event list follows:

Event Name	Description	When Error Is Caught
Processor thermal trip of last boot	Processor thermal trip happened on last boot.	POST
Memory channel A Multi-bit ECC error	Multi-bit ECC error happened on DIMM channel A.	POST / Runtime
Memory channel A Single-bit ECC error	Single-bit ECC error happened on DIMM channel A.	POST / Runtime
Memory channel B Multi-bit ECC error	Multi-bit ECC error happened on DIMM channel B.	POST / Runtime
Memory channel B Single-bit ECC error	Single-bit ECC error happened on DIMM channel B.	POST / Runtime
CMOS battery failure	CMOS battery failure or CMOS clear jumper is set to clear CMOS.	POST
CMOS checksum error	CMOS data crushed	POST
CMOS time not set	CMOS time is not set	POST
Keyboard not found	PS/2 KB is not found during POST	POST
Memory size decrease	Memory size is decreased compared with last boot	POST
Chassis intrusion detected	Chassis is open	POST
Bad SPD tolerance	Some fields of the DIMM SPD may not be supported, but could be tolerant by the Memory Reference	POST

#### Table 41. Event List

	Code.	
PCI PERR error	PERR error happens on PCI bus	POST / Runtime
PCI SERR error	SERR error happens on PCI bus	POST / Runtime

## 5.1.2 Error Logging via SMI Handler

The SMI handler is used to handle and log system level events. The SMI handler pre-processes all system errors, even those that are normally considered to generate an NMI.

The SMI handler logs the event to NVRAM. For example, the BIOS programs the hardware to generate SMI on a single-bit memory error and logs the error in the NVRAM in the terms of SMBIOS Type 15. After the BIOS finishes logging the error it will assert the NMI if needed.

#### 5.1.2.1 PCI Bus Error

The PCI bus defines two error pins, PERR# and SERR#. These are used for reporting PCI parity errors and system errors, respectively.

In the case of PERR#, the PCI bus master has the option to retry the offending transaction, or to report it using SERR#. All other PCI-related errors are reported by SERR#. All PCI-to-PCI bridges are configured so that they generate SERR# on the primary interface whenever there is SERR# on the secondary side. The format of the data bytes is described in Section 5.1.4

### 5.1.2.2 PCI Express\* Errors

All uncorrectable PCI Express\* errors are logged as PCI system errors and promoted to an NMI. All correctable PCI Express\* errors are logged as PCI parity errors.

#### 5.1.2.3 Memory Errors

The hardware is programmed to generate an SMI on correctable data errors in the memory array. The SMI handler records the error to the NVRAM. The uncorrectable errors may have corrupted the contents of SMRAM. The SMI handler will log the error to the NVRAM if the SMRAM contents are still valid. The format of the data bytes is described in Section 5.1.4

## 5.1.3 SMBIOS Type 15

Errors are logged to NVRAM in the terms of SMBIOS Type 15 (System Event Log). Please refer to the SMBIOS Specification, version 2.4 for more detail information. The format of the records is also defined in following section.

## 5.1.4 Logging Format Conventions

BIOS logs an error into the NVRAM area with the following record format, which is also defined in the SMBIOS Specification, version 2.4.

Offset	Name	Length	Description
00h	EventType	Byte	Specifies the "Type" of event noted in an event-log entry as defined in table.
01h	Length	Byte	Specifies the byte length of the event record, including the record's Type and Length fields.
02h	Year	Byte	Indicates the time when error is logged.
03h	Month	Byte	
04h	Day	Byte	
05h	Hour	Byte	
06h	Minute	Byte	
07h	Second	Byte	
08h	EventData1	DWORD	EFI_STATUS_CODE_TYPE
0Ch	EventData2	DWORD	EFI_STATUS_CODE_VALUE

#### Table 42. SMBIOS Type 15 Event Log record format

## Table 43. Event Type Definition Table

Value	Description	Used by this platform (Y/N)
00h	Reserved	N
01h	Single-bit ECC memory error	Y
02h	Multi-bit ECC memory error	Y
03h	Parity memory error	N
04h	Bus time-out	N
05h	I/O Channel Check	N
06h	Software NMI	N
07h	POST Memory Resize	N
08h	POST Error	Y
09h	PCI Parity Error	Y
0Ah	PCI System Error	Y
0Bh	CPU Failure	N
0Ch	EISA FailSafe Timer time-out	N
0Dh	Correctable memory log disabled	N
0Eh	Logging disabled for a specific Event Type – too many errors of the same type received in a short amount of time	N
0Fh	Reserved	Ν
10h	System Limit Exceeded (e.g. voltage or temperature threshold exceeded)	Y
11h	Asynchronous hardware timer expired and issued a system reset	Ν
12h	System configuration information	N
13h	Hard-disk information	N

14h	System reconfigured	N
15h	Uncorrectable CPU-complex error	N
16h	Log Area Reset/Cleared	Y
17h	System boot. If implemented, this log entry is guaranteed to be the first one written on any system boot.	Ν
18h-7Fh	Unused, available for assignment by SMBIOS Specification Version 2.3.4.	Ν
80h-FEh	Available for system- and OEM-specific assignments	Y
FFh	End-of-log. When an application searches through the event-log records, the end of the log is identified when a log record with this type is found.	Y

For information on the EFI\_STATUS\_CODE\_TYPE and EFI\_STATUS\_CODE\_VALUE definitions, please refer to "Intel Platform Innovation Framework for EFI Status Codes Specification", version 0.92.

The errors will also be displayed on the BIOS Setup screen in Server Management / View EventLog menu in the format of following:

EventName (times) Time of Occurrence

EventName is the same as shown in the Table 41. It is followed by the occurrence time of the same event. The 'Time of Occurrence' is the last time the event occurs.

## 5.2 Error Messages and Error Codes

The system BIOS displays error messages on the video screen. Before video initialization, beep codes inform the user of errors. POST error codes are logged in the event log. The BIOS displays POST error codes on the video monitor.

## 5.2.1 Diagnostic LEDs

During the system boot process, the BIOS executes several platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS will display the POST code on the POST code diagnostic LEDs found on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the diagnostic LEDs can be used to identify the last POST process to be executed.

Each POST code is represented by a combination of colors from the four LEDs. The LEDs are capable of displaying three colors: green, red, and amber. The POST codes are divided into an upper nibble and a lower nibble. Each bit in the upper nibble is represented by a red LED and each bit in the lower nibble is represented by a green LED. If both bits are set in the upper and lower nibbles then both red and green LEDs are lit, resulting in an amber color. If both bits are clear, then the LED is off.


In the below example, BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

- Red bits = 1010b = Ah
- Green bits = 1100b = Ch

Since the red bits correspond to the upper nibble and the green bits correspond to the lower nibble, the two are concatenated to be ACh.

	8h		4h		2h		1h	
LEDs	Red	Green	Red	Green	Red	Green	Red	Green
ACh	1	1	0	1	1	0	0	0
Result	Amber		Green		Red		Off	
	MSB						L	SB

#### Table 44.: POST Progress Code LED Example



#### Figure 19. Example of Diagnostic LEDs on Server Board

## 5.2.2 POST Code Checkpoints

#### Table 45. POST Code Checkpoints

	Diag	nostic L	ic LED Decoder		Description
Checkpoint	G=Gre	en, R=F	Red, A=A	Amber	
	MSB			LSB	
Host Proces	sor				
0x10h	OFF	OFF	OFF	R	Power-on initialization of the host processor (bootstrap processor)
0x11h	OFF	OFF	OFF	А	Host processor cache initialization (including AP)
0x12h	OFF	OFF	G	R	Starting application processor initialization
0x13h	OFF	OFF	G	А	SMM initialization
Chipset			•		
0x21h	OFF	OFF	R	G	Initializing a chipset component
Memory		•			
0x22h	OFF	OFF	Α	OFF	Reading configuration data from memory (SPD on DIMM)
0x23h	OFF	OFF	Α	G	Detecting presence of memory
0x24h	OFF	G	R	OFF	Programming timing parameters in the memory controller

	Diagr	nostic L	ED Dec	oder	Description
Checkpoint		en, R=F	Red, A=A		-
0.055	MSB	0	_	LSB	
0x25h	OFF	G	R	G	Configuring memory parameters in the memory controller
0x26h	OFF	G	A	OFF	Optimizing memory controller settings
0x27h	OFF	G	A	G	Initializing memory, such as ECC init
0x28h	G	OFF	R	OFF	Testing memory
PCI Bus		<u> </u>		_	
0x50h	OFF	R	OFF	R	Enumerating PCI busses
0x51h	OFF	R	OFF	A	Allocating resources to PCI busses
0x52h	OFF	R	G	R	Hot Plug PCI controller initialization
0x53h	OFF	R	G	A	Reserved for PCI bus
0x54h	OFF	A	OFF	R	Reserved for PCI bus
0x55h	OFF	A	OFF	A	Reserved for PCI bus
0x56h	OFF	A	G	R	Reserved for PCI bus
0x57h	OFF	Α	G	Α	Reserved for PCI bus
USB					
0x58h	G	R	OFF	R	Resetting USB bus
0x59h	G	R	OFF	Α	Reserved for USB devices
ΑΤΑ / ΑΤΑΡΙ	/ SATA				
0x5Ah	G	R	G	R	Begin SATA bus initialization
0x5Bh	G	R	G	Α	Reserved for ATA
SMBUS		•			
0x5Ch	G	Α	OFF	R	Resetting SMBUS
0x5Dh	G	Α	OFF	Α	Reserved for SMBUS
Local Consol	le	<b>I</b>	1		
0x70h	OFF	R	R	R	Resetting the video controller (VGA)
0x71h	OFF	R	R	Α	Disabling the video controller (VGA)
0x72h	OFF	R	Α	R	Enabling the video controller (VGA)
Remote Cons	sole				
0x78h	G	R	R	R	Resetting the console controller
0x79h	G	R	R	Α	Disabling the console controller
0x7Ah	G	R	A	R	Enabling the console controller
Keyboard (PS			I	I	-
0x90h	R	, OFF	OFF	R	Resetting the keyboard
0x91h	R	OFF	OFF	A	Disabling the keyboard
0x92h	R	OFF	G	R	Resetting the keyboard
0x93h	R	OFF	G	A	Enabling the keyboard
0x94h	R	G	OFF	R	Clearing keyboard input buffer
0x95h	R	G	OFF	A	Instructing keyboard controller to run Self Test (PS2 only)
Mouse (PS2			0.1		
0x98h	A	OFF	OFF	R	Resetting the mouse
0x99h	A	OFF	OFF	A	Detecting the mouse
0x9Ah	A	OFF	G	R	Detecting the presence of mouse
0x9Bh	A	OFF	G	A	Enabling the mouse

		nostic L			Description
Checkpoint	G=Green, R=Red, A=Amber				
Fixed Media	MSB			LSB	
0xB0h	R	OFF	R	R	Resetting fixed media device
0xB0II 0xB1h	R	OFF	R	R A	Disabling fixed media device
0xB1h 0xB2h	ĸ	UFF	ĸ	A	Detecting presence of a fixed media device (IDE hard drive detection,
-	R	OFF	A	R	etc.)
0xB3h	R	OFF	A	A	Enabling / configuring a fixed media device
Removable N	ledia			1	
0xB8h	A	OFF	R	R	Resetting removable media device
0xB9h	А	OFF	R	Α	Disabling removable media device
0xBAh	А	OFF	Α	R	Detecting presence of a removable media device (IDE CDROM detection, etc.)
0xBCh	А	G	R	R	Enabling / configuring a removable media device
Boot Device	Selectio	n			
0xD0	R	R	OFF	R	Trying boot device selection
0xD1	R	R	OFF	Α	Trying boot device selection
0xD2	R	R	G	R	Trying boot device selection
0xD3	R	R	G	Α	Trying boot device selection
0xD4	R	Α	OFF	R	Trying boot device selection
0xD5	R	Α	OFF	Α	Trying boot device selection
0xD6	R	Α	G	R	Trying boot device selection
0xD7	R	Α	G	Α	Trying boot device selection
0xD8	А	R	OFF	R	Trying boot device selection
0xD9	А	R	OFF	Α	Trying boot device selection
0XDA	Α	R	G	R	Trying boot device selection
0xDB	Α	R	G	Α	Trying boot device selection
0xDC	Α	Α	OFF	R	Trying boot device selection
0xDE	А	А	G	R	Trying boot device selection
0xDF	А	Α	G	Α	Trying boot device selection
Pre-EFI Initia	lization	(PEI) Co	ore		
0xE0h	R	R	R	OFF	Started dispatching an PEIM
0xE1h	R	R	R	G	Completed dispatching an PEIM
0xE2h	R	R	Α	OFF	Initial memory found, configured, and installed correctly
0xE3h	R	R	Α	G	Reserved for initialization module use (PEIM)
Driver Execu	tion Env	vironme	nt (DXE	) Core	
0xE4h	R	Α	R	OFF	Entered EFI driver execution phase (DXE)
0xE5h	R	Α	R	G	Reserved for DXE core use
0xE6h	R	A	Α	OFF	Started connecting drivers
0xEBh	А	R	Α	G	Started dispatching a driver
0xECh	R	A	Α	OFF	Completed dispatching a driver
DXE Drivers					
0xE7h	R	Α	Α	G	Waiting for user input
0xE8h	А	R	R	OFF	Checking password
0xE9h	Α	R	R	G	Entering BIOS setup

	Diagr	Diagnostic LED Decoder		oder	Description
Checkpoint	G=Gre	en, R=F	Red, A=A	Amber	
	MSB			LSB	
0xEAh	А	R	Α	OFF	Flash Update
0xEEh	А	Α	А	OFF	Calling Int 19; one beep unless silent boot is enabled.
0xEFh	А	А	А	G	Reserved for DXE Drivers use
Runtime Pha	se / EFI	Operati	ng Syst	em Boo	bt
0xF4h	R	А	R	R	Entering Sleep state
0xF5h	R	Α	R	Α	Exiting Sleep state
0xF8h	А	R	R	R	Operating system has requested EFI to close boot services (ExitBootServices () has been called)
0xF9h	А	R	R	А	Operating system has switched to virtual address mode (SetVirtualAddressMap ( ) has been called)
0xFAh	А	R	A	R	Operating system has requested the system to reset (ResetSystem () has been called)
Pre-EFI Initia	lization	Module	(PEIM)	/ Recov	rery
0x30h	OFF	OFF	R	R	Crisis recovery has been initiated because of a user request
0x31h	OFF	OFF	R	Α	Crisis recovery has been initiated by software (corrupt flash)
0x34h	OFF	G	R	R	Loading crisis recovery capsule
0x35h	OFF	G	R	Α	Handing off control to the crisis recovery capsule
0x3Fh	G	G	Α	Α	Unable to complete crisis recovery.

### 5.2.3 POST Error Messages and Handling

Whenever possible, the BIOS will output the current boot progress codes on the video screen. Progress codes are 32-bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information. The class and subclass fields point to the type of hardware that is being initialized. The operation field represents the specific initialization activity. Based on the data bit availability to display progress codes, a progress code can be customized to fit the data width. The higher the data bit, the higher the granularity of information that can be sent on the progress port. The progress codes may be reported by the system BIOS or option ROMs.

The Response section in the following table is divided into two types:

- **Pause:** The message is displayed in the Error Manager screen, an error may be logged to the NVRAM, and user input is required to continue. The user can take immediate corrective action or choose to continue booting.
- Halt: The message is displayed in the Error Manager screen, an error is logged to the NVRAM, and the system cannot boot unless the error is resolved. The user needs to replace the faulty part and restart the system.

Error Code	Error Message	Response	Log Error	
	CMOS date / time not set	Pause	Y	
	Configuration cleared by jumper	Pause	Y	
	Configuration default loaded	Pause	N N	
	Password check failed	Halt		
	PCI resource conflict	Pause	Ν	
	Insufficient memory to shadow PCI ROM	Pause	N	
	Processor thermal trip error on last boot	Pause	Y	

## 5.2.4 POST Error Beep Codes

The following table lists POST error beep codes. Prior to system video initialization, BIOS uses these beep codes to inform users on error conditions. The beep code is followed by a user visible code on the POST progress LEDs.

#### Table 47. POST Error Beep Codes

Beeps	Error Message	POST Progress Code	Description
3	Memory error		System halted because a fatal error related to the memory was detected.

## 5.2.5 POST Error Pause Option

In case of POST error(s) that are listed as "Pause", the BIOS will enter the error manager and wait for user to press an appropriate key before booting the operating system or entering BIOS Setup.

The user can override this option by setting "POST Error Pause" to "disabled" in BIOS setup Main menu page. If "POST Error Pause" option is set to "disabled", the system will boot the operating system without user-intervention. The default value is set to "enabled".

# 6. Connectors and Jumper Blocks

## 6.1 **Power Connectors**

### 6.1.1 Main Power Connector

The following table defines the pin-out of the main power connector.

Pin	Signal	18 AWG Color	Pin	Signal	18 AWG Color
1*	+3.3VDC	Orange	13	+3.3VDC	Orange
	3.3V RS	Orange (24AWG)			
2	+3.3VDC	Orange	14	-12VDC	Blue
3*	COM	Black	15	COM	Black
	COM RS	Black (24AWG)			
4*	+5VDC	Red	16	PSON#	Green
	5V RS	Red (24AWG)			
5	СОМ	Black	17	COM	Black
6	+5VDC	Red	18	COM	Black
7	COM	Black	19	COM	Black
8	PWR OK	Gray	20	Reserved	N.C.
9	5 VSB	Purple	21	+5VDC	Red
10	+12V3	Yellow	22	+5VDC	Red
11	+12V3	Yellow	23	+5VDC	Red
12	+3.3VDC	Orange	24	СОМ	Black

#### Table 48. Power Connector Pin-out (J4G1)

### Table 49. Auxiliary CPU Power Connector Pin-out (J9B2)

Pin	Signal	18 AWG color	Pin	Signal	18 AWG Color
1	COM	Black	5*	+12V1	White
				12V1 RS	Yellow (24AWG)
2	СОМ	Black	6	+12V1	White
3	COM	Black	7	+12V2	Brown
4	COM	Black	8*	+12V2	Brown
				12V2 RS	Yellow (24AWG)

# 6.2 Intel<sup>®</sup> Riser Card for L SKU

The Intel<sup>®</sup> Server Board S3200SH-L has a PCIe<sup>\*</sup> x16 to PCIe<sup>\*</sup> x16 riser card.

This riser card is designed to be populated with PCIe<sup>\*</sup> x16 slot on the Intel<sup>®</sup> Server Board S3200SH-L. The physical layout to the PCIe<sup>\*</sup> x16 slot on the riser card is PCIe<sup>\*</sup> x8.

This riser card is designed for populating the Intel<sup>®</sup> Server Board S3200SH-L into the Intel<sup>®</sup> Server Chassis SR1530.

## 6.3 SMBus Connector

Pin	Signal Name	Description
1	SMB_DAT_5V_BP	Data Line
2	GND	GROUND
3	SMB_CLK_5V_BP	Clock Line
4	TP_BP_I2C_HRD_4	Test Point

## 6.4 Front Panel Connector

A standard SSI 24-pin header is provided to support a system front panel. The header contains reset, NMI, power control buttons, and LED indicators. The following table details the pin-out of this header.

Signal Name	Pin	Signal Name	Pin
FP_PWR_LED_P1	1	P3V3_STBY	2
KEY	3	P5V_STBY	4
FP_GPIO_GRN_BLNK_HDR	5	FP_ID_LED_N	6
P3V3	7	TP_SSI_PIN8	8
LED_HD_N	9	TP_SSI_PIN10	10
FP_SW_ON_HDR_N	11	FP_NIC1_ACT_LED_R_N	12
GND	13	NIC1_LINK_1_N	14
FP_RST_FPHDR_N	15	TP_SSI_PIN16	16
GND	17	TP_SSI_PIN18	18
FP_ID_BTN_N	19	FP_Intruder_HDR_N	20
TP_FM_ONE_WIRE_TEMP_SENSOR	21	FP_NIC2_ACT_LED_R_N	22
TP_SSI_PIN23	23	NIC2_LINK_UP_N	24

Table 51. Front Panel 24-Pin Header Pin-out (J1K2)

## 6.5 I/O Connectors

## 6.5.1 VGA Connector

The following table details the pin-out of the VGA connector. This connector is stacked with the COM1 connector.

Signal Name	Pin	Signal Name	Pin
RED	B1	Fused VCC (+5V)	B9
GREEN	B2	GND	B10
BLUE	B3	NC	B11
NC	B4	DDCDAT	B12
GND	B5	HSY	B13
GND	B6	VSY	B14
GND	B7	DDCCLK	B15
GND	B8		

#### Table 52. VGA Connector Pin-out (J8B1)

Note: NC (No Connect)

## 6.5.2 NIC Connectors

The server board supports two NIC RJ45 connectors. The following tables detail the pin-out of the connectors.

## Table 53. NIC2-Intel<sup>®</sup> 82541PI (10/100/1000) Connector Pin-out (J5B1)

Signal Name	Pin	Signal Name	Pin
P1V8_NIC_RC	1	NIC1_DMI0_DN	10
NIC2_DMI2_DN	2	NIC1_DMI0_DNP	11
NIC2_DMI2_DP	3	P1V8_NIC_RC	12
NIC1_DMI2_DP	4	NIC2_LINK1000_N	13
NIC1_DMI2_DN	5	NIC2_LINK100_N	14
P1V8_NIC_RC	6	NIC2_ACT_LED_N	15
P1V8_NIC_RC	7	NIC2_LINK_UP_N	16
NIC1_DMI3_DP	8	GND	MP1
NIC1_DMI3_DN	9	GND	MP2

Signal Name	Pin	Signal Name	Pin
P2V5_NIC1	9	P3V3_AUX	20
NIC1_MDI0_DP	10	NIC1_LINK_0_N	21
NIC1_MDI0_DN	11	NIC1_LINK_2_N	22
NIC1_MDI1_DP	12	GND	MP1
NIC1_MDI1_DN	13	GND	MP2
NIC1_MDI2_DP	14	GND	MP3
NIC1_MDI2_DN	15	GND	MP4
NIC1_MDI3_DP	16	GND	MP5
NIC1_MDI3_DN	17	GND	MP6
GND	18	GND	MP7
NIC1_LINK_1_N	19	GND	MP8

Table 54. NIC1- Intel <sup>®</sup> 82566E (10/	100/1000) Connector Pin-out (J6B1)
--	------------------------------------

## 6.5.3 SATA Connectors

The pin-out for the four SATA connectors is listed below.

Table 55. SATA Connector Pin	-out (J2K1, J1K1,	, J1J3, J1H3, J1H2.	J1H1)
	. • • • • • • • • • • • • • • • • • • •	, • · • • , • · · · • , • · · · <b>_</b> ;	•••••

Pin	Signal Name
1	GND
2	SATA0_TX_P
3	SATA0_TX_N
4	GND
5	SATA0_RX_N
6	SATA0_RX_P
7	GND

## 6.5.4 Floppy Controller Connector

The board provides a standard 34-pin interface to the floppy drive controller. The following table details the pin-out of the 34-pin floppy connector.

Signal Name	Pin	Signal Name	Pin
GND	1	FDDENSEL	2
GND	3	Unused	4
KEY	5	FDDRATE0	6
GND	7	FDINDEX#	8
GND	9	FDMTR0#	10
GND	11	FDR1#	12

Signal Name	Pin	Signal Name	Pin
GND	13	FDR0#	14
GND	15	FDMTR1#	16
Unused	17	FDDIR	18
GND	19	FDSTEP#	20
GND	21	FDWDATA#	22
GND	23	FDWGATE#	24
GND	25	FDTRK0#	26
Unused	27	FLWP#	28
GND	29	FRDATA#	30
GND	31	FHDSEL#	32
GND	33	FDSKCHG#	34

## 6.5.5 Serial Port Connectors

One serial port is provided on the server board. A standard, external DB9 serial connector is located on the back edge of the server board to supply a serial interface. This connector is stacked with VGA connector (J8A1)

Signal Name	Pin	Signal Name	Pin
DCD-P	T1	DSR-P	Т6
RXD-P	T2	RTS-P	T7
TXD-P	Т3	CTS-P	Т8
DTR-P	T4	RI-P	Т9
GND	T5		

#### Table 57. External DB9 Serial A Port Pin-out (J8B1)

## 6.5.6 Keyboard and Mouse Connector

Two PS/2 ports are provided for use by a keyboard and a mouse. The following table details the pin-out of the PS/2 connectors.

PS/2 Connectors	Pin	Signal Name
Keyboard	K1	RKBDATA
	K2	NC
	КЗ	GND
	K4	P5V_KB_MS
	K5	RKBCLK
	K6	NC
Mouse	M1	MSEDATA
	M2	NC
	M3	GND
	M4	P5V_KB_MS
	M5	RMSCLK
	M6	NC

## 6.5.7 USB Connector

The following table provides the pin-out for the dual external USB connectors. This connector is stacked with an RJ45 (connected to NIC1 LAN signals).

Pin	Signal Name		
U1	P5V_USB_BP_MJ		
U2	USB_BACK5_R_DN		
U3	USB_BACK5_R_DP		
U4	GND		
U5	P5V_USB_BP_MJ		
U6	USB_BACK4_R_DN		
U7	USB_BACK4_R_DP		
U8	GND		

#### Table 59. USB Connectors Pin-out (J5B1)

A header on the server board provides an option to support two additional USB connectors. The pin-out of the header is detailed in the following table.

Signal Name	Pin	Signal Name	Pin
NC	1	Кеу	2
GND	3	GND	4
USB_FRONT1_INDUCTOR_DP	5	USB_FRONT2_INDUCTOR_DP	6
USB_FRONT1_INDUCTOR_DN	7	USB_FRONT2_INDUCTOR_DN	8
USB_FNT_PWR	9	USB_FNT_PWR	10

#### Table 60. Optional USB Connection Header Pin-out (J1G1)

## 6.6 Fan Headers

The server board supports five general purpose fan headers. All fan headers are 4-pin fan headers (J7J1, J8D1, J4J1, and J6B1, J6J1) and have the same pin-out.

Pin	Signal Name	Туре	Description	
1	Ground	Power	GROUND is the power supply ground	
2	Fan Power	Power	Fan Power	
3	Fan Tach	Out	FAN_TACH signal is connected to the Heceta* to monitor the FAN speed.	
4	PWM	Control	Pulse Width Modulation – Fan Speed Control signal	

## 6.7 Miscellaneous Headers and Connectors

### 6.7.1 Back Panel I/O Connectors

TBD

#### Figure 32. Intel<sup>®</sup> Server Board S3210SH-LX Back Panel I/O Connectors

TBD

Figure 33. Intel<sup>®</sup> Server Board S3210SH-LC / S3200SH-L Back Panel I/O Connectors

TBD

### Figure 34. Intel<sup>®</sup> Server Board S3200SH-V Back Panel I/O Connectors

#### 6.7.2 Chassis Intrusion Header

A 1x2 pin header (J6J2) is used in chassis that support a chassis intrusion switch. This header is monitored by the Intel<sup>®</sup> ICH9R. The pin-out definition for this header is shown below.

#### Table 62. Chassis Intrusion Header (J1B2) Pin-out

Pin	Signal Name		
1	FP_INTRUDER_HDR_P1		
2	FP_INTRUDER_HDR_N		

## 6.7.3 HDD Active LED Header

There is a 1x2 pin header for HDD LED connection. This jumper is reserved for PCI add-in cards that support the SCSI or SATA interface with an external HDD LED activity cable.

#### Table 63. HDD LED Header (J1J1) Pin-out

Pin	Signal Name		
1	FM_SIO_SCSI_ACT_N		
2	TP_SCSI_ACT_PIN2		

#### 6.7.4 IPMB

There is a 4-pin IPMB connector jumper. This jumper is reserved for connecting add in server management module.

#### 6.7.5 HSBP

There is a 4-pin HSBP connector jumper. This jumper is reserved for connecting to the Intel<sup>®</sup> Entry Server Chassis SC5299-E hot-swap backplane.

#### 6.7.6 SATA SGPIO

There is a 4-pin **SATA SGPIO** connector jumper. This jumper is reserved for connecting to the Intel<sup>®</sup> Entry Server Chassis SC5299-E SATA hot-swap backplane.

## 6.8 Jumper Blocks

This section describes the configuration jumper options on the server board.

Name	Locatio n on LC/L/V	Locatio n on LX	Function	Definition
CMOS Clear	J1E3	J1E2	Clear CMOS content	1-2: Normal 2-3: Clear CMOS
Password Clear	J1E2	J1J2	Clear CMOS Password	1-2: Protect Password 2-3: Clear Password
Recovery Mode	J1E1	J1D2	BIOS recovery	1-2: Normal boot 2-3: Recovery mode
BMC Force Update Mode	J1B1	J3A1	BMC Force Update Mode	1-2: BMC in normal mode 2-3: BMC in force update mode
BMC Boot Block Write Protection	J1C2	J1D1	BMC Firmware Flash boot block protection	1-2: Write Protection controlled by firmware 2-3: Force Write Protection

# 7. Absolute Maximum Ratings

Operating the server board at conditions beyond those shown in the following table may cause permanent damage to the system. The table is provided for stress testing purposes only. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

#### Table 64. Absolute Maximum Ratings

Operating Temperature	5 °C to 50 °C <sup>1</sup>	
Storage Temperature	-55 °C to +150 °C	
Voltage on any signal with respect to ground	-0.3 V to Vdd + 0.3V <sup>2</sup>	
3.3 V Supply Voltage with Respect to ground	-0.3 V to 3.63 V	
5 V Supply Voltage with Respect to ground	-0.3 V to 5.5 V	

Notes:

- 1. Chassis design must provide proper airflow to avoid exceeding the processor maximum case temperature.
- 2. VDD is the supply voltage for the device.

## 7.1 Mean Time Between Failures (MTBF) Test Results

This section provides results of MTBF testing done by a third party testing facility. MTBF is a standard measure for the reliability and performance of the board under extreme working conditions. The MTBF was measured at TBD hours at 35 degrees C.

## 7.2 Calculated Mean Time Between Failures (MTBF)

The MTBF (Mean Time Between Failures) for the server boards as configured from the factory is shown in the table below.

#### Table 65. MTBF Data

Product Code	Calculated MTBF	Operating Temperature
Intel <sup>®</sup> Server Board S3200SH-L	282569 Hours	35 degrees C
Intel <sup>®</sup> Server Board S3200SH-V	111326 Hours	55 degrees C
Intel <sup>®</sup> Server Board S3210SH-LX	265866 Hours	35 degrees C
Intel <sup>®</sup> Server Board S3210SH-LC	104745 Hours	55 degrees C

# 8. Design and Environmental Specifications

# 8.1 Power Budget

The following table shows the power consumed on each supply line for the server board that is configured with one processor (128W max). This configuration includes four 1 GB DDR2 DIMMs stacked burst at 70% max. The numbers provided in the table should be used for reference purposes only. Different hardware configurations will produce different numbers. The numbers in the table reflect a common usage model operating at a higher than average stress levels.

Wa	Power Supply Rail Voltages						Units		
	AMPS								
Functional Unit	Utilization	Power	3.3V	5.V	12.V	12V VRM	-12v	5VSB	
Baseboard Input Totals		290.73W	6.26W	8.47W	6.38W	9.28W	0.05W	1.67	
Baseboard Discrete Totals	50%	32.02W	1.51	1.17	0.00	0.00	0.00	0.00	
Baseboard Converters	Efficiency	41.90W	3.24	7.29	0.00	9.28	0.00	1.67	
Baseboard Config Totals		246.80W	1.52	0.00	6.38	0.00	0.05	0.00	
System Components	•	49W	0.00	3A	2.8A	0.00	0.00	0.00	
System Components – SR1530		87W	0.00	2.1A	6.4A	0.00	0.00	0.00	
System Totals		335.85W	6.26	10.87	9.14	9.28	0.05	1.67	Amps
System Totals – SR1530									
3.3v/5v Combined Power									
Power Supply Requirements – SC5299-E		350W	22A	21A	10A + 1	6A=26A	0.8A	2A	
Power supply Requirements – 350W EPS1U		350W peak							
3.3V/5V Combined Power		130W	1Amin	1Amin	2Amin	2Amin	0Amin	1Amin	

#### Table 66. Power Budget

# 8.2 Power Supply Specifications

This section provides power supply design guidelines for the server board, including voltage and current specifications, and power supply on/off sequencing characteristics.

Parameter	Tolerance	Min	Nom	Max	Units
+ 3.3V	- 5% / +5%	+3.14	+3.30	+3.46	Vrms
+ 5V	- 5% / +5%	+4.75	+5.00	+5.25	Vrms
+ 12V	- 5% / +5%	+11.40	+12.00	+12.60	Vrms
- 12V	- 10% / +10%	-11.40	-12.00	-13.08	Vrms
+ 5VSB	- 5% / +5%	+4.75	+5.00	+5.25	Vrms

## 8.2.1 Power Timing Requirements

These are the timing requirements for the power supply operation. The output voltages must rise from 10% to within regulation limits (Tvout\_rise) within 5 to 70ms, except for 5VSB - it is allowed to rise from 1.0 to 70ms. The +3.3V, +5V and +12V output voltages should start to rise approximately at the same time. **All outputs must rise monotonically**. The +5V output needs to be greater than the +3.3V output during any point of the voltage rise. The +5V output must never be greater than the +3.3V output by more than 2.25V. Each output voltage shall reach regulation within 50ms (Tvout\_on) of each other during turn on of the power supply. Each output voltage shall fall out of regulation within 400msec (Tvout\_off) of each other during turn off. Refer to the table below for the timing requirements for the power supply being turned on and off via the AC input, with PSON held low and the PSON signal, with the AC input applied.

#### Table 68. Output Voltage Timing

Item	Description	MIN	MAX	UNITS
Tvout_rise	Output voltage rise time from each main output.	5.0 *	70 *	msec
Tvout_on	All main outputs must be within regulation of each other within this time.		50	msec
T vout_off	All main outputs must leave regulation within this time.		400	msec

The 5VSB output voltage rise time will be from 1.0ms to 25.0ms




Figure 35. Output Voltage Timing

Item	Description	Min	Max	Units
Tsb_on_delay	Delay from AC being applied to 5VSB being within regulation.		1500	msec
T ac_on_delay	Delay from AC being applied to all output voltages being within regulation.		2500	msec
Tvout_holdup	Time all output voltages stay within regulation after loss of AC.	21		msec
Tpwok_holdup	Delay from loss of AC to de-assertion of PWOK.	20		msec
Tpson_on_delay	Delay from PSON <sup>#</sup> active to output voltages within regulation limits.	5	400	msec
T pson_pwok	Delay from PSON <sup>#</sup> deactive to PWOK being de-asserted.		50	msec
Tpwok_on	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	1000	msec
T pwok_off	Delay from PWOK de-asserted to output voltages (3.3V, 5V, 12V, -12V) dropping out of regulation limits.	1	200	msec
Tpwok_low	Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal.	100		msec
Tsb_vout	Delay from 5VSB being in regulation to O/Ps being in regulation at AC turn on.	50	1000	msec
T5VSB_holdup	Time the 5VSB output voltage stays within regulation after loss of AC.	70		msec

#### Table 69. Turn On/Off Timing




Figure 36. Turn On/Off Timing (Power Supply Signals)

### 8.2.2 Dynamic Loading

The output voltages shall remain within limits specified for the step loading and capacitive loading specified in the table below. The load transient repetition rate shall be tested between 50Hz and 5kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The  $\Delta$  step load may occur anywhere within the MIN load to the MAX load conditions.

Output	∆ Step Load Size (See note 2)	Load Slew Rate	Test capacitive Load
+3.3V	5.0A	0.25 A/µsec	250 μF
+5V	6.0A	0.25 A/µsec	400 μF
12V	9.0A	0.25 A/µsec	500 μF
+5VSB	0.5A	0.25 A/µsec	20 μF

#### Table 70. Transient Load Requirements

Notes:

- 1. Step loads on each 12V output may happen simultaneously.
- 2. For Load Range 2 (light system loading), the tested step load size should be 60% of those listed.

## 8.2.3 AC Line Transient Specification

AC line transient conditions are defined as "sag" and "surge" conditions. "Sag" conditions are also commonly referred to as "brownout"; these conditions are defined as the AC line voltage dropping below nominal voltage conditions. "Surge" is defined to refer to conditions when the AC line voltage rises above nominal voltage.

The power supply shall meet the requirements under the following AC line sag and surge conditions.

AC Line Sag						
Duration	Sag	Operating AC Voltage	Line Frequency	Performance Criteria		
Continuous	10%	Nominal AC Voltage ranges	50/60Hz	No loss of function or performance.		
0 to 1 AC cycle	95%	Nominal AC Voltage ranges	50/60Hz	No loss of function or performance.		
> 1 AC cycle	>30%	Nominal AC Voltage ranges	50/60Hz	Loss of function acceptable, self recoverable.		

Table 71.	AC Line	Sag	Transient	Performance
-----------	---------	-----	-----------	-------------

	AC Line Surge							
Duration	Surge	Operating AC Voltage	Line Frequency	Performance Criteria				
Continuous	10%	Nominal AC Voltages	50/60Hz	No loss of function or performance.				
0 to ½ AC cycle	30%	Mid-point of nominal AC Voltages	50/60Hz	No loss of function or performance.				

#### Table 72. AC Line Surge Transient Performance

# 8.2.4 AC Line Fast Transient (EFT) Specification

The power supply shall meet the *EN61000-4-5* directive and any additional requirements in *IEC1000-4-5:1995* and the Level 3 requirements for surge-withstand capability, with the following conditions and exceptions:

- These input transients must not cause any out-of-regulation conditions, such as overshoot and undershoot, nor must it cause any nuisance trips for any of the power supply protection circuits.
- The surge-withstand test must not produce damage to the power supply.
- The supply must meet surge-withstand test conditions under maximum and minimum DC-output load conditions.

# 8.3 **Product Regulatory Compliance**

**Intended Application** – This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as: medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation. This is an FCC Class A device. Integration of it into a Class B chassis does not result in a Class B device.

### 8.3.1 Product Safety Compliance

The server board complies with the following safety requirements:

- UL60950 CSA 60950(USA / Canada)
- EN60950 (Europe)
- IEC60950 (International)
- CB Certificate and Report, IEC60950 (report to include all country national deviations)
- CE Low Voltage Directive 73/23/EEE (Europe)

### 8.3.2 **Product EMC Compliance – Class A Compliance**

**Note:** Legally the product is required to comply with Class A emission requirements as it is intended for a commercial type market place.

- FCC /ICES-003 Emissions (USA/Canada) Verification
- CISPR 22 Class A Emissions (International)
- EN55022 Class A Emissions (Europe)
- EN55024 Immunity (Europe)
- CE EMC Directive 89/336/EEC (Europe)
- VCCI, Class A Emissions (Japan)
- AS/NZS 3548 Class A Emissions (Australia / New Zealand)
- BSMI CNS13438 Emissions (Taiwan)
- RRL MIC Notice No. 1997-41 (EMC) and 1997-42 (EMI) (Korea)

#### 8.3.3 Certifications / Registrations / Declarations

- UL Certification (US/Canada)
- CB Certification (International)
- CE Declaration of Conformity (CENELEC Europe)
- FCC/ICES-003 Class A Attestation (USA/Canada)
- C-Tick Declaration of Conformity (Australia)
- MED Declaration of Conformity (New Zealand)
- BSMI Declaration (Taiwan)
- RRL Certification (Korea)

### 8.3.4 RoHS

Intel has a system in place to restrict the use of banned substances in accordance with the European Directive 2002/95/EC. Compliance is based on declaration that materials banned in the RoHS Directive are either (1) below all applicable substance threshold limits or (2) an approved/pending RoHS exemption applies.

**Note:** RoHS implementing details are not fully defined and may change.

Threshold limits and banned substances are noted below.

- Quantity limit of 0.1% by mass (1000 PPM) for:
  - Lead
  - Mercury
  - Hexavalent Chromium
  - Polybrominated Biphenyls Diphenyl Ethers (PBDE)
- Quantity limit of 0.01% by mass (100 PPM) for:
  - Cadmium

# 8.3.5 Product Regulatory Compliance Markings

This product is marked with the following Product Certification Markings:

Regulatory Compliance	Region	Marking
UL Mark	USA/Canada	C <b>T</b> US E139761
CE Mark	Europe	CE
EMC Marking (Class A)	Canada	CANADA ICES-003 CLASS A CANADA NMB-003 CLASSE A
BSMI Marking (Class A)	Taiwan	<b>B</b> D33025
		警告使用者: 這是甲類的資訊產品,在居住的環境中使用時, 可能會造成射頻干擾,在這種情況下,使用者會 被要求採取某些適當的對策
Ctick Marking	Australia / New Zealand	
RRL MIC Mark	Korea	인증번호: CPU-S3200SH (A)
Country of Origin	Exporting Requirements	MADE IN xxxxx
PB Free Marking	Environmental Requirements	2nd lvl intct

### Table 73. Product Certification Markings

# 8.4 Electromagnetic Compatibility Notices

### 8.4.1 FCC (USA)

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment to an outlet on a circuit other than the one to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

Only peripherals (computer input/output devices, terminals, printers, etc.) that comply with FCC Class A or B limits may be attached to this computer product. Operation with noncompliant peripherals is likely to result in interference to radio and TV reception.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

### 8.4.2 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe B prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

### English translation of the notice above:

This digital apparatus does not exceed the Class B limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

## 8.4.3 Europe (CE Declaration of Conformity)

This product has been tested in accordance to, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

# 8.4.4 VCCI (Japan)

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスB情報技術装置です。この装置は、家庭環境で使用すること を目的としていますが、この装置がラジオやテレビジョン受信機に近接して 使用されると、受信障害を引き起こすことがあります。 取扱説明書に従って正しい取り扱いをして下さい。

### English translation of the notice above:

This is a Class B product based on the standard of the Voluntary Control Council for Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

## 8.4.5 Taiwan Declaration of Conformity (BSMI)

警告使用者: 這是甲類的資訊產品,在居住的環境中使用時, 可能會造成射頻干擾,在這種情況下,使用者會 被要求採取某些適當的對策

The BSMI Certification Marking and EMC warning is located on the outside rear area of the product.

### 8.4.6 Korean Compliance (RRL)

1. 기기의 명칭(모델명) : 2. 인증번호 : 3. 인증받은 자의 상호 : 4. 제조년월일: 5. 제조자/제조국가 :

#### English translation of the notice above:

Type of Equipment (Model Name): On License and Product

Certification No.: On RRL certificate. Obtain certificate from local Intel representative

Name of Certification Recipient: Intel Corporation

Date of Manufacturer: Refer to date code on product

Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

### 8.4.7 CNCA (CCC-China)

The CCC Certification Marking and EMC warning is located on the outside rear area of the product.

声明 此为 A 级产品,在生活环境中,该产品可能会造成 无线电干扰。在这种情况下,可能需要用户对其干 扰采取可行的措施。

# 8.5 Mechanical Specifications

The following figure shows the Intel<sup>®</sup> Server Board S3200SH mechanical drawing. This drawing will be updated in a future revision of this document.




Figure 37. Intel<sup>®</sup> Server Board S3200SH Mechanical Drawing (TBD)

The following figures show the I/O shield mechanical drawings for use in pedestal mount applications, such as the Intel<sup>®</sup> Entry Server Chassis SC5299-E, for the three board SKUs. The Intel<sup>®</sup> Server Board S3200SH-L and the Intel<sup>®</sup> Server Board S3200SH-LX/LC share same I/O shield, and Intel<sup>®</sup> Server Board S3200SH-V employs a separate I/O shield.




Figure 38. Pedestal Mount I/O Shield Mechanical Drawing for the Intel® Server Board S3200SH-V




Figure 39. Pedestal Mount I/O Shield Mechanical Drawing for Intel<sup>®</sup> Server Boards S3200SH-L / S3210SH-LX

# 9. Hardware Monitoring

# 9.1 Chassis Intrusion

The server board supports a chassis security feature that detects if the chassis cover is removed. For the chassis intrusion circuit to function, the chassis' power supply must be connected to AC power. The security feature uses a mechanical switch on the chassis that attaches to the chassis intrusion connector. When the chassis cover is removed, the mechanical switch is in the open position.

# Glossary

This appendix contains important terms used in the preceding chapters. For ease of use, numeric entries are listed first (e.g., "82460GX") with alpha entries following (e.g., "AGP 4x"). Acronyms are then entered in their respective place, with non-acronyms following.

Term	Definition
ACPI	Advanced Configuration and Power Interface
ANSI	American National Standards Institute
AP	Application Processor
ASIC	Application Specific Integrated Circuit
ASR	Asynchronous Reset
BGA	Ball-grid Array
BIOS	Basic input/output system
Byte	8-bit quantity.
CMOS	In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board.
DCD	Data Carrier Detect
DMA	Direct Memory Access
DMTF	Distributed Management Task Force
ECC	Error Correcting Code
EMC	Electromagnetic Compatibility
EPS	External Product Specification
ESCD	Extended System Configuration Data
FDC	Floppy Disk Controller
FIFO	First-In, First-Out
FRU	Field replaceable unit
GB	1024 MB.
GPIO	General purpose I/O
GUID	Globally Unique ID
Hz	Hertz (1 cycle/second)
HDG	Hardware Design Guide
12C	Inter-integrated circuit bus
IA	Intel® architecture
ICMB	Intelligent Chassis Management Bus
IERR	Internal error
IMB	Inter Module Bus
IP	Internet Protocol
IRQ	Interrupt Request
ITP	In-target probe
KB	1024 bytes
KCS	Keyboard Controller Style
LAN	Local area network
LBA	Logical Block Address
LCD	Liquid crystal display
LPC	Low pin count

LSB       Least Significant Bit         MB       1024 KB         MBE       Multi-Bit Error         Ms       milliseconds         MSB       Most Significant Bit         MTBF       Mean Time Between Failures         Mux       multiplexor         NIC       Network Interface Card         NMI       Non-maskable Interrupt         OEM       Original equipment manufacturer         Ohm       Unit of electrical resistance         PBGA       Pin Ball Grid Array         PERR       Parity Error         PIO       Programmable I/O         PMB       Private Management Doubler         PMC       Platform Management Controller         PME       Power Management Event         PnP       Plug and Play         POST       Power-on Self Test         PWM       Pulse-Width Modulator         RAIDIOS       RAID I/O Steering         RAM       Random Access Memory         RI       Ring Indicate         RISC       Reduced instruction set computing         RMCP       Remote Management Control Protocol         ROM       Read Only Memory         RTC       Real Time Clock         SBE	
MBE       Multi-Bit Error         Ms       milliseconds         MSB       Most Significant Bit         MTBF       Mean Time Between Failures         Mux       multiplexor         NIC       Network Interface Card         NIMI       Non-maskable Interrupt         OEM       Original equipment manufacturer         Ohm       Unit of electrical resistance         PBGA       Pin Ball Grid Array         PERR       Parity Error         PIO       Programmable I/O         PMB       Private Management Bus         PMC       Platform Management Controller         PME       Power Management Event         PnP       Plug and Play         POST       Power-on Self Test         PVMM       Pulse-Width Modulator         RAIDIOS       RAID I/O Steering         RAM       Random Access Memory         RI       Ring Indicate         RISC       Reduced instruction set computing         RMCP       Remote Management Control Protocol         ROM       Read Only Memory         RTC       Real Time Clock         SBE       Single-Bit Error         SCI       System Configuration Interrupt	
Ms         milliseconds           MSB         Most Significant Bit           MTBF         Mean Time Between Failures           Mux         multiplexor           NIIC         Network Interface Card           NMI         Non-maskable Interrupt           OEM         Original equipment manufacturer           Ohm         Unit of electrical resistance           PBGA         Parity Error           PIO         Programmable I/O           PMB         Private Management Bus           PMC         Platform Management Controller           PME         Power Management Event           PnP         Plug and Play           POST         Power-on Self Test           PVM         Pulse-Width Modulator           RAIDIOS         RAID I/O Steering           RAM         Random Access Memory           RI         Ring Indicate           RISC         Reduced instruction set computing           RMCP         Remote Management Control Protocol           ROM         Read Only Memory           RTC         Read Only Memory           RIC         Read Only Memory           RTC         Read Time Clock           SBE         Single-Bit Error      <	
MSB       Most Significant Bit         MTBF       Mean Time Between Failures         Mux       multiplexor         NIC       Network Interface Card         NMI       Non-maskable Interrupt         OEM       Original equipment manufacturer         Ohm       Unit of electrical resistance         PBGA       Pin Ball Grid Array         PERR       Parity Error         PIO       Programmable I/O         PMB       Private Management Bus         PMC       Platform Management Controller         PME       Power Management Event         PnP       Plug and Play         POST       Power-on Self Test         PWM       Pulse-Width Modulator         RAIDIOS       RAID I/O Steering         RAM       Random Access Memory         RI       Ring Indicate         RISC       Reduced instruction set computing         RMCP       Remote Management Control Protocol         ROM       Read Only Memory         RTC       Real Time Clock         SBE       Single-Bit Error         SCI       System Configuration Interrupt         SDR       Sensor Data Record         SDRAM       Synchronous Dynamic RAM </td <td></td>	
MTBFMean Time Between FailuresMuxmultiplexorNICNetwork Interface CardNMINon-maskable InterruptOEMOriginal equipment manufacturerOhmUnit of electrical resistancePBGAPin Ball Grid ArrayPERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRICPReed Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
MuxmultiplexorNICNetwork Interface CardNMINon-maskable InterruptOEMOriginal equipment manufacturerOhmUnit of electrical resistancePBGAPin Ball Grid ArrayPERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRICPRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
NICNetwork Interface CardNMINon-maskable InterruptOEMOriginal equipment manufacturerOhmUnit of electrical resistancePBGAPin Ball Grid ArrayPERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
NMINon-maskable InterruptOEMOriginal equipment manufacturerOhmUnit of electrical resistancePBGAPin Ball Grid ArrayPERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
OEMOriginal equipment manufacturerOhmUnit of electrical resistancePBGAPin Ball Grid ArrayPERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
OhmUnit of electrical resistancePBGAPin Ball Grid ArrayPERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PBGAPin Ball Grid ArrayPERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PERRParity ErrorPIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PIOProgrammable I/OPMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PMBPrivate Management BusPMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PMCPlatform Management ControllerPMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PMEPower Management EventPnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PnPPlug and PlayPOSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
POSTPower-on Self TestPWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
PWMPulse-Width ModulatorRAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
RAIDIOSRAID I/O SteeringRAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
RAMRandom Access MemoryRIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
RIRing IndicateRISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
RISCReduced instruction set computingRMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
RMCPRemote Management Control ProtocolROMRead Only MemoryRTCReal Time ClockSBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
ROM       Read Only Memory         RTC       Real Time Clock         SBE       Single-Bit Error         SCI       System Configuration Interrupt         SDR       Sensor Data Record         SDRAM       Synchronous Dynamic RAM         SEL       System event log	
RTC       Real Time Clock         SBE       Single-Bit Error         SCI       System Configuration Interrupt         SDR       Sensor Data Record         SDRAM       Synchronous Dynamic RAM         SEL       System event log	
SBESingle-Bit ErrorSCISystem Configuration InterruptSDRSensor Data RecordSDRAMSynchronous Dynamic RAMSELSystem event log	
SCI       System Configuration Interrupt         SDR       Sensor Data Record         SDRAM       Synchronous Dynamic RAM         SEL       System event log	
SDR     Sensor Data Record       SDRAM     Synchronous Dynamic RAM       SEL     System event log	
SDRAM     Synchronous Dynamic RAM       SEL     System event log	
SEL System event log	
SERIRQ Serialized Interrupt Requests	
SERR System Error	
SM Server Management	
SMI Server management interrupt. SMI is the highest priority nonmaskable interrupt	
SMM System Management Mode	
SMS System Management Software	
SNMP Simple Network Management Protocol	
SPD Serial Presence Detect	
SSI Server Standards Infrastructure	
TPS Technical Product Specification	
UART Universal asynchronous receiver and transmitter	
USB Universal Serial Bus	

#### Intel® Server Boards S3200SH/S3210SH TPS

Term	Definition
VGA	Video Graphic Adapter
VID	Voltage Identification
VRM	Voltage Regulator Module
Word	16-bit quantity
ZCR	Zero Channel RAID

# **Reference Documents**

Refer to the following documents for additional information:

- Intel<sup>®</sup> S3200 Server Board Family Datasheet
   Intel<sup>®</sup> 3200 Series Chipset Memory Controller Hub Datasheet.
   Intel<sup>®</sup> ICH9 I/O Controller Hub Datasheet.